SoC Firmware Engineering Manager, Annapurna Labs Machine Learning Acceleration, AWS
Amazon - Cupertino, California, USA
Posted Apr 3, 2026
Benefits
- Parental leave
- 6 weeks From the posting source checked Jun 20, 2026
- Non-birth-parent leave
- 6 weeks From the posting source checked Jun 20, 2026
- Family-building benefits
- Mental health support
- Offered From the posting source checked Jun 20, 2026
- Relocation assistance
- Not verified
- Childcare support
- Offered From the posting source checked Jun 20, 2026
- Learning budget
- Not verified
- Verification
- Source-linked checked Jun 7, 2026
- Salary
- $213K-$288K From the posting source checked Jun 20, 2026
- 401(k) match
- Reported from DOL Form 5500 industry filing (not employer-specific)
Was this benefit information wrong? Tell us.
Market context
- U.S. role benchmark (BLS OEWS)
- $116,543 U.S. median for this role
- Projected growth (BLS Employment Projections)
- +9.8% - Much faster than average
115% above the BLS role benchmark for software engineering aggregate.
Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Role
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Company
- Equity
- Offered Verified - SEC 10-K source checked Jun 20, 2026
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
SoC Firmware Engineering Manager, Annapurna Labs Machine Learning Acceleration, AWS Cupertino, California, USA When a new Trainium or Inferentia chip comes back from the fab, our code is the first software to touch it. We're looking for a hands-on engineering manager who lives and breathes low-level software - someone who's debugged register-level issues at 3am and wants to build a team that does it better. Our SoC HAL (Hardware Abstraction Layer) team owns the lowest layer of user-space software on AWS's custom ML accelerator chips: the firmware that boots, configures, and manages every hardware block on the SoC. Your software runs as a shared library on embedded Linux, reaching into the chip to program PCIe links, initialize HBM controllers, configure PLLs, manage interrupt controllers, and orchestrate fabric interconnects across 270+ hardware block instances per chip - all deployed across millions of servers in AWS's global fleet. Tech stack: C++17, CMake, GoogleTest, Python, SystemVerilog DPI, SPI, APB/AXI bus protocols, PCIe, UCIe, HBM, PLL, custom IPs As the SoC Firmware Manager, you will: - Manage, coach, and grow a team of 6 engineers - set technical direction, own hiring, and create an environment where strong engineers want to stay - Coordinate deliverables across chip architects, RTL designers, verification engineers, validation engineers, and platform software teams - you're the single point of accountability for HAL readiness on every new chip program - Own bring-up for new SoC tape-outs, from first-silicon power-on through production fleet deployment - Prioritize work across multiple concurrent chip programs
Read the full description at www.amazon.jobs. FewerJobs shows a preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has field-level provenance to a source FewerJobs pulled: a government or employer source, or the original job posting. Posting-sourced facts are employer-stated and are labeled separately from government records.
Related jobs
-
Sr. Director - SoC Front End Engineering
Ambiq Micro INC - Austin, Texas, United States
-
Senior Software Engineer- Embedded Systems
Cisco - Milpitas, California, US
-
Systems Engineer
Harmony Biosciences HLDG INC - Palo Alto, CA
-
Manager, Technical Engineering, Product Engineering
Alkami Technology INC - US Remote