Senior Digital ATE Test Engineer, Amazon Leo Silicon Team

Benefits

Parental leave

Not verified not verified - source not recorded; timestamp not recorded

Non-birth-parent leave

Not verified not verified - source not recorded; timestamp not recorded

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Not verified

Was this benefit information wrong? Tell us.

Market context

Median wage (BLS OEWS)

$111,944 national median

Projected growth (BLS Employment Projections)

+13.7% - Much faster than average

92% above the BLS national median for data and ml aggregate.

Matched to SOC 15-1252 - Data and ML aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior Digital ATE Test Engineer, Amazon Leo Silicon Team Sunnyvale, California, USA Amazon Leo is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. As a Senior Digital ATE Test Engineer, you will be a key contributor to the development and execution of high-volume production test solutions for custom modem and communication SoCs powering Amazon Leo's satellite constellation. You will partner closely with DFT, ASIC design, and manufacturing teams to translate design-for-test content into production-ready test programs from initial pattern conversion and silicon bring-up through high-volume manufacturing release. This role demands deep expertise in digital ATE test methodology for complex modem/communication processors, with a strong emphasis on pattern conversion workflows (STIL/WGL to ATE-native formats), production test program bring-up, high-speed I/O and SERDES characterization and production testing, and tight collaboration with DFT teams to ensure comprehensive fault coverage and test quality. You must be responsive, flexible, and able to succeed within an open, collaborative, cross-functional environment. Export Control Requirement: Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum. Key job responsibilities - Develop and own production test programs for complex digital/modem SoCs on Teradyne UltraFLEX and Advantest platforms, from initial bring-up through high-volume manufacturing release. - Lead pattern conversion efforts: translate DFT-generated patterns (STIL/WGL) into tester-executable formats

Read the full description at www.amazon.jobs. FewerJobs shows a source-linked preview and links to the original posting.