Intel jobs
722 matches, filter-driven and evidence-linked.
Filters
0 active
Remote, hybrid, onsite
State
Shift type
Weekend work
Country
Cover letter
Assessment
Salary type
Equity type
Family-building benefits
Benefit evidence
-
Senior CPU Performance Architect
NVIDIA Corporation - 3 LocationsIndexed from Workday Benefit evidence checked Jun 13, 2026posted 118 days agoWhy we showed this
Role: semantic matchUnspecified Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSenior CPU Performance Architect 3 Locations posted: Posted 9 Days Ago
-
Principal Engineer - FPGA
Baker Hughes - US-NY-SKANEATELES-721 VISIONS DRIVEIndexed from Workday Benefit evidence checked May 7, 2026posted 140 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Staff Plus From the posting source Resolvable source Verified parental leave: 12 wksource Resolvable source Verified non-birth-parent leave: 8 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedPrincipal Engineer - FPGA US-NY-SKANEATELES-721 VISIONS DRIVE posted: Posted 30+ Days Ago
- posted 140 days ago
Why we showed this
Employer: "intel"Unspecified Other - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedCollege Graduate 2 Locations posted: Posted 30+ Days Ago
- posted 126 days ago
Why we showed this
Employer: "intel"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedAnalog Engineer India, Bangalore posted: Posted 17 Days Ago
-
GPU Logic Design Engineer
Intel - 2 LocationsIndexed from Workday Benefit evidence checked Jun 13, 2026posted 140 days agoWhy we showed this
Employer: "intel"Role: semantic matchUnspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedGPU Logic Design Engineer 2 Locations posted: Posted 30+ Days Ago
-
CPU Performance Engineer, Platform Architecture
Apple - Austin, United States of AmericaIndexed from Apple Custom Benefit evidence checked Jun 13, 2026 Comp disclosed in postingposted 157 days agoWhy we showed this
Role: semantic matchUnspecified Engineering From the posting source - Mid From the posting source $181K-$272K From the posting source Equity Inferred from posting 401(k) reportedCPU Performance Engineer, Platform Architecture Austin, United States of America The CPU Platform Architecture team is responsible for pushing the boundaries of both single-threaded and multi-threaded CPU performance, to enhance the user experience of many Apple products. The team is composed of experts with deep experience in microarchitecture, ISA definition, performance modeling, power modeling, and workload analysis. We are seeking a highly motivated, innovative, and confident individual to join the CPU Platform Architecture team to help drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs. As a CPU Performance Engineer with a focus on the memory subsystem, you will be part of a team that is defining and optimizing CPU and cache micro-architecture. Working collaboratively, you will seek out areas of the design for improvement by identifying performance bottlenecks and evaluate ideas to address them. You will engage with experienced CPU and SoC designers in micro-architecture and RTL to assess the feasibility of ideas through modeling, refine ideas and model correlation, and seed new ideas. The role requires the analysis of single-threaded and multi-threaded workloads across existing and new product categories to identify bottlenecks and opportunities for improvement. We collaborate as a larger CPU architecture and performance team to maintain and improve the simulation environment to enable data- driven decisions and always look for ways to boost the productivity of the entire team. Minimum Qualifications: BS degree Experience in CPU and SOC architecture and micro-architecture Experience with performance simulation environments Object-oriented programming experience in C/C++ Experience in
-
Logistics Operations Manager
Intel - 3 LocationsIndexed from Workday Benefit evidence checked Jun 13, 2026posted 110 days agoWhy we showed this
Employer: "intel"Unspecified Operations From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedLogistics Operations Manager 3 Locations posted: Posted Yesterday
-
Senior/Staff Engineer : Post Silicon- Bring Up
Cerebras Systems - Bengaluru, Karnataka, India; Sunnyvale, CA; Toronto, Ontario, CanadaIndexed from Greenhouse Benefit evidence checked Jun 7, 2026 Comp disclosed in postingposted 224 days agoWhy we showed this
Description: "intel"Role: semantic matchUnspecified Engineering From the posting source - Staff Plus From the posting source $175K-$275K From the posting source Equity Inferred from posting 401(k) reportedSenior/Staff Engineer : Post Silicon- Bring Up Bengaluru, Karnataka, India; Sunnyvale, CA; Toronto, Ontario, Canada Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs. Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras , to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. The Role: In this exciting role, you will be responsible for bring up and optimizations of Cerebras's Wafer Scale Engine (WSE). Suitable candidate will have experience delivering end to end solutions working closely with teams across chip design, system performance, software development and productization. Responsibilities: - On Wafer Scale Engines, develop and debug flows that embed well tested and deployable optimizations in production processes to reduce time and costs - Work on refining AI Systems across H/W-S/W
-
Compiler Engineer
Intel - India, BangaloreIndexed from Workday Benefit evidence checked Jun 13, 2026posted 140 days agoWhy we showed this
Employer: "intel"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedCompiler Engineer India, Bangalore posted: Posted 30+ Days Ago
-
Student Programs
Advanced Micro Devices - Location not specifiedIndexed from Custom Benefit evidence checked Jun 13, 2026posted 117 days agoWhy we showed this
Description: "intel"Role: semantic matchUnspecified Other - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedStudent Programs AMD Student Programs | AI and Engineering Internships Skip to main content AMD Website Accessibility Statement Products Processors Accelerators Graphics Adaptive SoCs, FPGAs, & SOMs Software, Tools, & Apps Processors Server CPUs EPYC CPU Portfolio Data Center, Cloud & AI Small Business & Hosting Server CPU Specifications Business Systems Ryzen PRO Laptops Ryzen PRO Desktops Workstations PRO Technologies Ryzen AI for Business Personal & Gaming Ryzen Laptops Ryzen Desktops Advantage Gaming Laptops Advantage Gaming Desktops Ryzen Z Series Handhelds Ryzen AI for Consumer Embedded EPYC and Ryzen Partner Ecosystem Resources Product Specifications Enterprise Blogs & Insights Accelerators GPU Accelerators Instinct GPUs Documentation Cloud Graphics Adaptive Accelerators Alveo Data Center Accelerator Cards Telco Accelerator Cards DPU Accelerators Pensando Salina Ethernet Adapters Pensando Pollara 400 Alveo X3 Series Solarflare Adapters Graphics Workstations Radeon PRO Desktops AMD Advantage Premium Radeon RX Laptops AMD Advantage Premium Radeon Mobile Graphics Resources Product Specifications Documentation Adaptive SoCs, FPGAs, & SOMs Adaptive SoCs & FPGAs Versal Portfolio SoC Portfolio FPGA Portfolio Cost-Optimized Portfolio System-on-Modules (SOMs) SOM Overview Kria SOMs KD240 Drives Starter Kit KV260 Vision AI Starter Kit KR260 Robotics Starter Kit Technologies AI Engine Design Security Digital Signal Processing Functional Safety High Speed Serial Memory Solutions Power Efficiency Resources Intellectual Property Design Hubs Developer Hub Customer Training Evaluation Boards & Kits Evaluation Boards Boards & Kits Accessories Software, Tools, & Apps Processor Tools Ryzen Master Overclocking Utility PRO Technologies StoreMI Ryzen AI Software Zen Software Studio Graphics Tools & Apps AMD Software: Adrenalin Edition
- posted 124 days ago
Why we showed this
Employer: "intel"Unspecified Sales From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedAccount Sales Japan, Tokyo posted: Posted 15 Days Ago
-
Business Development Manager
Intel - Taiwan, TaipeiIndexed from Workday Benefit evidence checked Jun 13, 2026posted 109 days agoWhy we showed this
Employer: "intel"Unspecified Sales From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedBusiness Development Manager Taiwan, Taipei posted: Posted Today
-
Senior IP Development Engineer
Intel - 3 LocationsIndexed from Workday Benefit evidence checked Jun 13, 2026posted 112 days agoWhy we showed this
Employer: "intel"Role: semantic matchUnspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSenior IP Development Engineer 3 Locations posted: Posted 3 Days Ago
-
Test Module Engineer
Intel - Malaysia, KulimIndexed from Workday Benefit evidence checked Jun 13, 2026posted 110 days agoWhy we showed this
Employer: "intel"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedTest Module Engineer Malaysia, Kulim posted: Posted Yesterday
-
Advanced Technology: Compiler Engineer
Cerebras Systems - Sunnyvale, CA; Vancouver, British Columbia, CanadaIndexed from Greenhouse Benefit evidence checked Jun 7, 2026posted 183 days agoWhy we showed this
Description: "intel"Role: semantic matchUnspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedAdvanced Technology: Compiler Engineer Sunnyvale, CA; Vancouver, British Columbia, Canada Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs. Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras , to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. About The Team Cerebras builds wafer-scale AI processors-single chips delivering tens of PB/s of memory bandwidth and a dataflow architecture that accelerates at a granularity no multi-device system can match. The Advanced Technology Group (ATG) is Cerebras ' pathfinding organization. We work ahead of product to explore new architectures, demonstrate breakthrough performance on scientific and AI workloads, and shape the technical roadmap for future Cerebras hardware and software. Our work regularly appears at top-tier venues (Supercomputing, SIAM, IEEE, and NeurIPS ) and
-
Manufacturing Training Technician
Intel - Malaysia, KulimIndexed from Workday Benefit evidence checked Jun 13, 2026posted 110 days agoWhy we showed this
Employer: "intel"Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedManufacturing Training Technician Malaysia, Kulim posted: Posted Yesterday
-
Senior CPU Performance Architect
NVIDIA Corporation - 3 LocationsIndexed from Workday Benefit evidence checked Jun 13, 2026posted 140 days agoWhy we showed this
Role: semantic matchUnspecified Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSenior CPU Performance Architect 3 Locations posted: Posted 30+ Days Ago
-
Platform Integration Engineer
Intel - India, BangaloreIndexed from Workday Benefit evidence checked Jun 13, 2026posted 110 days agoWhy we showed this
Employer: "intel"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedPlatform Integration Engineer India, Bangalore posted: Posted Yesterday
-
Senior SoC Compute/Memory Subsystem Architect
Intel - 6 LocationsIndexed from Workday Benefit evidence checked Jun 13, 2026posted 111 days agoWhy we showed this
Employer: "intel"Role: semantic matchUnspecified Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSenior SoC Compute/Memory Subsystem Architect 6 Locations posted: Posted 2 Days Ago
- posted 124 days ago
Why we showed this
Employer: "intel"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedRF Engineer 4 Locations posted: Posted 15 Days Ago
-
Senior Hardware Architect, Deep Learning GPU and System
NVIDIA Corporation - Israel, YokneamIndexed from Workday Benefit evidence checked Jun 13, 2026posted 140 days agoWhy we showed this
Role: semantic matchUnspecified Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSenior Hardware Architect, Deep Learning GPU and System Israel, Yokneam posted: Posted 30+ Days Ago
-
CPU Formal Verification Engineer
Intel - 5 LocationsIndexed from Workday Benefit evidence checked Jun 13, 2026posted 125 days agoWhy we showed this
Employer: "intel"Role: semantic matchUnspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedCPU Formal Verification Engineer 5 Locations posted: Posted 16 Days Ago
-
Emulation Engineer
Intel - India, BangaloreIndexed from Workday Benefit evidence checked Jun 13, 2026posted 140 days agoWhy we showed this
Employer: "intel"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedEmulation Engineer India, Bangalore posted: Posted 30+ Days Ago
-
System FPGA & Hardware Engineer / Senior Engineer
Infineon Technologies - Ho Chi Minh City (Vietnam)Indexed from Eightfold Benefit evidence checked Jun 7, 2026posted 109 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Senior From the posting source Salary not disclosed Inferred from posting 401(k) reportedSystem FPGA & Hardware Engineer / Senior Engineer Ho Chi Minh City (Vietnam)
Take this list with you
Download the 722 matching jobs in any format - read offline, archive, or hand to an AI assistant with your resume to find the best fits.
Or email it to me instead
The AI-ready prompt is a pre-written question you can paste into Claude, ChatGPT, Gemini, or Perplexity along with your resume. We never see your resume; this happens in your AI client of choice.
AI agent reading directly? Same data lives at /api/jobs.json?page=5&q=Intel.
See /llms.txt and /api/openapi.json for the full schema.