FewerJobs.

Intel jobs

722 matches, filter-driven and evidence-linked.

Reset
Showing 722 high-confidence listings. 0 additional listings are hidden by default. Show all
24 shown of 722

Benefit evidence

Resolvable source Inferred from posting Unknown provenance
Only verified benefits
  • CPU Performance Engineer, Platform Architecture

    Apple - Austin, United States of America
    Indexed from Apple Custom Benefit evidence checked Jun 13, 2026 Comp disclosed in posting
    posted 159 days ago

    Why we showed this

    Role: semantic match
    Unspecified Engineering From the posting source - Mid From the posting source $147K-$221K From the posting source Equity Inferred from posting 401(k) reported

    CPU Performance Engineer, Platform Architecture Austin, United States of America Do you have an uncommon desire to seek out and solve exceedingly difficult challenges rather than the easy ones? Do you believe that truly valuable and meaningful accomplishments are the result of pushing the limits of perseverance? Do you believe that a world-class team with relentless drive can surpass even their own high expectations? We do! But we also realize this job isn't for everyone. What we do isn't easy but you don't take the easy path. We are seeking a highly motivated, innovative, and confident individuals to join the CPU Architecture and Performance Team; we are a group that is driving advanced exploration for next generation iPhone, iPad, and Mac CPU architectures! As a CPU Performance Engineer with a focus on CPU micro-architecture, you will be part of a team that is pushing the boundaries of innovation in the area of branch prediction, code/data prefetchers, novel prediction schemes and CPU pipelines. With others you will seek out areas for improvement while collecting data and measurements that either confirm the idea or rule it out. You will collaborate with experienced CPU designers in micro-architecture and RTL to assess the feasibility of ideas through modeling, refine ideas and model correlation, and seed new ideas. The role requires the analysis of specific single-threaded and multi-threaded workloads across existing and new product categories to identify bottlenecks and opportunities for improvement. We collaborate as a larger CPU architecture and performance team to maintain and

  • Process and Equipment Engineer

    Intel - Malaysia, Kulim
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 142 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Process and Equipment Engineer Malaysia, Kulim posted: Posted 30+ Days Ago

  • Strategic/Development Industrial Engineer

    Intel - Ireland, Leixlip
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 114 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Strategic/Development Industrial Engineer Ireland, Leixlip posted: Posted 3 Days Ago

  • Senior ASIC Design Engineer – Clocks IP

    NVIDIA Corporation - 2 Locations
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 115 days ago

    Why we showed this

    Role: semantic match
    Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Senior ASIC Design Engineer – Clocks IP 2 Locations posted: Posted 4 Days Ago

  • Tactical Planner Student

    Intel - Israel, Haifa
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 127 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Operations From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Tactical Planner Student Israel, Haifa posted: Posted 16 Days Ago

  • Solutions Architect - CPU and LPU

    NVIDIA Corporation - 2 Locations
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 142 days ago

    Why we showed this

    Role: semantic match
    Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Solutions Architect - CPU and LPU 2 Locations posted: Posted 30+ Days Ago

  • Power Delivery Engineer

    Intel - India, Bangalore
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 121 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Power Delivery Engineer India, Bangalore posted: Posted 10 Days Ago

  • Senior Chip Design Engineer

    NVIDIA Corporation - Israel, Tel Aviv
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 142 days ago

    Why we showed this

    Role: semantic match
    Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Senior Chip Design Engineer Israel, Tel Aviv posted: Posted 30+ Days Ago

  • Triton Compiler Engineer

    Intel - India, Bangalore
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 142 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Triton Compiler Engineer India, Bangalore posted: Posted 30+ Days Ago

  • Senior Chip Architect

    NVIDIA Corporation - 2 Locations
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 142 days ago

    Why we showed this

    Role: semantic match
    Unspecified Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Senior Chip Architect 2 Locations posted: Posted 30+ Days Ago

  • RTL Design Engineer

    Intel - 3 Locations
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 113 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    RTL Design Engineer 3 Locations posted: Posted 2 Days Ago

  • Sales Operations Analyst

    Intel - 3 Locations
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 119 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Sales From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Sales Operations Analyst 3 Locations posted: Posted 8 Days Ago

  • Hardware Architecture Expert - 3P

    OpenAI - San Francisco, California, United States, Seattle
    Indexed from Ashby Benefit evidence checked Jun 7, 2026
    posted 163 days ago

    Why we showed this

    Role: semantic match
    Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reported

    Hardware Architecture Expert - 3P San Francisco, California, United States, Seattle About the Team OpenAI's Hardware organization develops system and infrastructure solutions optimized for advanced AI workloads. We collaborate across research, software, and external hardware partners to design and deploy next-generation AI systems at scale. Our team works closely with silicon vendors and system partners to evaluate emerging technologies, validate performance characteristics, and ensure that hardware capabilities translate effectively to real-world AI workloads. About the Role We are seeking a 3P Hardware Architecture Expert with deep expertise in GPU and accelerator architectures to engage directly with silicon vendors and guide hardware decisions for AI infrastructure. In this role, you will evaluate architectural tradeoffs across compute, memory, and interconnect systems, translating vendor specifications into real-world workload impact. You will play a critical role in early silicon evaluation, benchmarking, and performance validation, helping ensure that next-generation hardware meets the needs of our workloads. This role is highly hands-on and requires both deep technical understanding and the ability to engage at a high level with partners such as NVIDIA and AMD on architectural direction and design tradeoffs. This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance. Key Responsibilities - Engage deeply with silicon vendors (e.g NVIDIA & AMD) on GPU and accelerator architecture tradeoffs. - Analyze and interpret performance, power, and efficiency characteristics of next-generation hardware. - Translate vendor specifications into expected real-world performance for AI

  • Internship for Module Engineering

    Intel - Malaysia, Penang
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 119 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Entry From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Internship for Module Engineering Malaysia, Penang posted: Posted 8 Days Ago

  • Graduate Talent (VDI & Media AI Systems Engineering)

    Intel - Malaysia, Penang
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 119 days ago

    Why we showed this

    Employer: "intel"Role: semantic match
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Graduate Talent (VDI & Media AI Systems Engineering) Malaysia, Penang posted: Posted 8 Days Ago

  • Manufacturing Operation Manager

    Intel - Malaysia, Kulim
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 126 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Operations From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Manufacturing Operation Manager Malaysia, Kulim posted: Posted 15 Days Ago

  • CPU Performance Engineer

    Apple - Austin, United States of America
    Indexed from Apple Custom Benefit evidence checked Jun 13, 2026
    posted 162 days ago

    Why we showed this

    Role: semantic match
    Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    CPU Performance Engineer Austin, United States of America Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product. In this highly visible role, you will be at the center of a chip design effort working with all disciplines, with a critical impact on getting functional products to millions of customers quickly. • Architect cutting-edge CPU performance features in collaboration with RTL and implementation teams • Identify and devise solutions for hardware and software performance bottlenecks • Develop advanced CPU performance simulator and associated infrastructure • Develop new performance exploration and correlation tools and processes • Collaborate with software and system teams to identify, profile, and optimize critical workloads for CPU performance and power • Correlate performance of RTL with CPU performance simulator Minimum Qualifications: Minimum BS and 3+ years of relevant industry experience Academic or industry experience in CPU performance architecture, micro-architecture design, and performance analysis Academic or industry experience working in a performance modeling environment Academic or industry experience

  • Module Development Engineer

    Intel - 3 Locations
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 127 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Module Development Engineer 3 Locations posted: Posted 16 Days Ago

  • Senior Foundry Device Engineer

    Intel - US, Arizona, Phoenix
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 142 days ago

    Why we showed this

    Employer: "intel"Role: semantic match
    Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Senior Foundry Device Engineer US, Arizona, Phoenix posted: Posted 30+ Days Ago

  • Manufacturing Failure Analysis Engineer

    Intel - Malaysia, Penang
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 112 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Manufacturing Failure Analysis Engineer Malaysia, Penang posted: Posted Yesterday

  • Principal Engineer, AI Systems and Solutions

    Intel - US, Oregon, Hillsboro
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 115 days ago

    Why we showed this

    Employer: "intel"Role: semantic match
    Unspecified Data From the posting source - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Principal Engineer, AI Systems and Solutions US, Oregon, Hillsboro posted: Posted 4 Days Ago

  • Enterprise Systems Analyst

    Intel - US, Arizona, Phoenix
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 126 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Other - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Enterprise Systems Analyst US, Arizona, Phoenix posted: Posted 15 Days Ago

  • Senior Substrate Program Managers

    Intel - 2 Locations
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 142 days ago

    Why we showed this

    Employer: "intel"
    Unspecified Other - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Senior Substrate Program Managers 2 Locations posted: Posted 30+ Days Ago

  • Engineering Manager, Inference ML Runtime

    Cerebras Systems - Sunnyvale CA or Toronto Canada
    Indexed from Greenhouse Benefit evidence checked Jun 7, 2026
    posted 190 days ago

    Why we showed this

    Description: "intel"Role: semantic match
    Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reported

    Engineering Manager, Inference ML Runtime Sunnyvale CA or Toronto Canada Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs. Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras , to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. About the Role The Inference ML Engineering team at Cerebras builds the runtime, APIs, and systems that power the fastest generative AI inference platform in the world. As an Engineering Manager, Inference ML Runtime , you will lead a team responsible for designing and scaling the systems that enable seamless execution of state-of-the-art AI models on Cerebras hardware. You will operate at the intersection of machine learning, distributed systems, and high-performance runtime engineering , translating cutting-edge research into production-ready infrastructure to serve

Take this list with you

Download the 722 matching jobs in any format - read offline, archive, or hand to an AI assistant with your resume to find the best fits.

Or email it to me instead

The AI-ready prompt is a pre-written question you can paste into Claude, ChatGPT, Gemini, or Perplexity along with your resume. We never see your resume; this happens in your AI client of choice.

AI agent reading directly? Same data lives at /api/jobs.json?page=14&q=Intel. See /llms.txt and /api/openapi.json for the full schema.