Staff Digital IC Design Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 7, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$111,944 U.S. median for this role

Projected growth (BLS Employment Projections)

+13.7% - Much faster than average

Matched to SOC 15-1252 - Data and ML aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Data From the posting source

Seniority

Mid From the posting source

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Staff Digital IC Design Engineer Lviv, , Ukraine Company Description: Renesas is a global semiconductor company providing hardware and software solutions for a range of cutting-edge technologies including self-driving cars, robots, automated factory equipment, and smart home applications. We are a key supplier to the world's leading manufacturers of the electronics you rely on every day; you may not see our products, but they are all around you. Job Description: Participate in feasibility studies and sub-block/chip-level architecture definition Design and integration of digital sub-blocks and chip-level implementation Verification planning and Block/Top level direct testing Support DFT strategy and implementation Work closely with back-end designers to correctly implement digital designs to layout Block/Top level LINT/CDC/RDC/STA/LEC setup and checks Lab evaluation and debugging of digital blocks and full chip function Support production testing, HW/SW development and device characterization Tape out database and documentation preparation IC design reviews, consultations and risk assessments Participation in project meetings, training courses and conferences Demonstrates an ability to learn new tool features and procedures Qualifications: Master's or Ph.D. in Electrical Engineering or related disciplines Preferably 4-6 years of experience in design of digital circuits Full understanding of digital design flow and electrical properties Knowledge of HDL simulators, synthesis tools, (System)Verilog/VHDL, scripting languages (TCL, Bash, etc.) Take full responsibility for solutions and meet deadlines Good written, communication and teamwork skills Intermediate English level Will be a plus: Understanding of IC Design flow, PnR, DFT, etc. Knowledge of transistor-level integrated circuits and semiconductor physics Understanding of advanced verification methodologies

Read the full description at jobs.smartrecruiters.com. FewerJobs shows a preview and links to the original posting.