Senior AMS Verification Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 7, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$111,944 U.S. median for this role

Projected growth (BLS Employment Projections)

+13.7% - Much faster than average

Matched to SOC 15-1252 - Data and ML aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Data From the posting source

Seniority

Senior From the posting source

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior AMS Verification Engineer Istanbul, , Turkey Company Description: Job Description: We are looking for a Senior AMS Verification Engineer to join our team based in Istanbul. Lead verification planning and execution at the block and full-chip level. Work closely with architects and designers to align verification goals with design intent and architectural requirements. Drive enhancements in verification methodology while mentoring and supporting team members' development. Develop event driven models for analog IC components and verify them. Qualifications: MSEE with 10+ years or PhD with 7+ years of verification experience. Advanced knowledge of SystemVerilog and UVM methodology. Understanding both power management and related auxiliary circuitry: switching converters, linear converters, reference circuitry, bandgaps, data converters, and/or clock generators. Hands-on experience with verification methodologies and tools, including simulation, waveform analysis, execution automation, coverage collection, and gate-level simulations. Experience in Event Driven Modelling/Verification is a plus. Knowledge of scripting languages (Perl, Python, Tcl) is a plus. Fluent in English, clear written and verbal communications, including code documentation. Additional Information: Renesas is an embedded semiconductor solution provider driven by its Purpose ' To Make Our Lives Easier .' As the industry's leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded Processing, Analog & Connectivity, and Power. With a diverse team of over 21,000 professionals in more than 30 countries, we continue to expand our

Read the full description at jobs.smartrecruiters.com. FewerJobs shows a preview and links to the original posting.