AI Accelerator Silicon Architect

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Not verified not verified - source URL not recorded; timestamp not recorded

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

AI Accelerator Silicon Architect Mountain View, CA What MatX Is Building MatX designs hardware tailored for the world's best AI models. Our hardware will make a given level of intelligence available 3-5 years sooner. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the world's largest models. MatX is seeking an Architect to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. The successful candidate for this role will be responsible for delivering performant silicon architecture at the full-chip or subsystem level. MatX is seeking an AI Accelerator Compute Architect to help define the compute architecture for our next-generation GenAI accelerators. What You'll Do - Define the architecture for MatX's AI compute subsystem, including ISA, connectivity, memories, and control.. - Derive architectural requirements from AI use cases. - Conduct analytical and empirical performance analysis. - Collaborate closely with Research, SW, and HW teams to ensure we architect just-right silicon for workloads, programmability, and PPA. - Work through power, area, performance tradeoffs with stakeholders. - Support test plan reviews, first-silicon bring-up, and post-silicon debug. Who You Are - Strong background in computer architecture, especially AI accelerators, GPUs, TPUs, vector processors, SIMD, VLIW, or other parallel compute architectures. - Experience translating workloads into hardware architecture. - Solid microarchitecture fundamentals. - First-principles understanding of latency, throughput, utilization, and scalability. - Familiarity with numeric formats, quantization, rounding, and precision/performance tradeoffs. - Programming, code optimization, or kernel-level performance analysis experience. -

Read the full description at job-boards.greenhouse.io. FewerJobs shows a source-linked preview and links to the original posting.