SoC Design Engineer Intern
Intel - Costa Rica, San Jose
Posted Apr 28, 2026
Verified benefits
- Parental leave
- 12 weeks
- Non-birth-parent leave
- 12 weeks
- Verified
- Yes last checked unknown
- Salary
- Not disclosed
- 401(k) match
- Not verified
Market context
- Median wage (BLS OEWS)
- $66,396 national median
- Projected growth (BLS Employment Projections)
- +3.5% - Average
Matched to SOC 27-1024 - Design aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Where they hire
State eligibility is not yet verified.
About this role
SoC Design Engineer Intern Costa Rica, San Jose SoC Design Engineer Intern /job/Costa-Rica-San-Jose/SoC-Design-Engineer-Intern_JR0283463 Costa Rica, San Jose Posted 8 Days Ago
Read the full description at intel.wd1.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.
Related jobs
-
ARCHITECT
Department of the Air Force - Seymour Johnson AFB, North Carolina
-
Intern- Integrated Production Services Design
Ametek - Location not specified
-
Intern - Mixed-Signal Design Engineer
Ametek - Location not specified
-
Junior UX Designer
Motorola Solutions - Uxbridge, UK (ZUK131)