Process Integration and Yield Engineer
Intel - Vietnam, Ho_Chi_Minh_City
Posted Apr 21, 2026
Verified benefits
- Parental leave
- 12 weeks
- Non-birth-parent leave
- 12 weeks
- Verified
- Yes last checked unknown
- Salary
- Not disclosed
- 401(k) match
- Not verified
Where they hire
State eligibility is not yet verified.
About this role
Process Integration and Yield Engineer Vietnam, Ho_Chi_Minh_City Process Integration and Yield Engineer /job/Vietnam-Ho_Chi_Minh_City/Process-Integration-and-Yield-Engineer_JR0283262 Vietnam, Ho_Chi_Minh_City Posted 15 Days Ago
Read the full description at intel.wd1.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.
Related jobs
-
Maintenance Engineer - Processing
Tetra Pak - Location not specified
-
Service Engineer (Tours, Orléans, Bourges)
Tetra Pak - Location not specified
-
Technicien de maintenance H/F
Tetra Pak - Location not specified
-
Maintenance Engineer Burgos
Tetra Pak - Location not specified