Design Verification Engineering Intern
Intel - Virtual Canada
Posted May 4, 2026
Verified benefits
- Parental leave
- 12 weeks
- Non-birth-parent leave
- 12 weeks
- Verified
- Yes last checked unknown
- Salary
- Not disclosed
Market context
- Median wage (BLS OEWS)
- $66,396 national median
- Projected growth (BLS Employment Projections)
- +3.5% - Average
Matched to SOC 27-1024 - Design aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Where they hire
State eligibility is not yet verified.
About this role
Design Verification Engineering Intern Virtual Canada Design Verification Engineering Intern /job/Virtual-Canada/Design-Verification-Engineering-Intern_JR0283524 Virtual Canada Posted 2 Days Ago
Read the full description at intel.wd1.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.
Related jobs
-
Design Methodology Engineering Intern
Intel - Virtual Canada
-
Stage - Automne 2026 - Conception de la section d'essai / Internship - Fall 2026 - Test Section Design
RTX Corporation - CA-QC-LONGUEUIL-J01 ~ 1000 Blvd Marie-Victorin ~ J01 BLDG
-
Stage - Automne 2026 - Conception mécanique – Support aux opérations / Internship - Fall 2026 - Mechanical Design – Support to operations
RTX Corporation - CA-QC-LONGUEUIL-J01 ~ 1000 Blvd Marie-Victorin ~ J01 BLDG
-
Junior Product Engineering Designer - Commercial/R&I
Masco - CA - Ontario - Saint Thomas