Design Emulation Engineer
Intel - Virtual Canada
Posted May 5, 2026
Verified benefits
- Parental leave
- 12 weeks
- Non-birth-parent leave
- 12 weeks
- Verified
- Yes last checked unknown
- Salary
- Not disclosed
Market context
- Median wage (BLS OEWS)
- $66,396 national median
- Projected growth (BLS Employment Projections)
- +3.5% - Average
Matched to SOC 27-1024 - Design aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Where they hire
State eligibility is not yet verified.
About this role
Design Emulation Engineer Virtual Canada Design Emulation Engineer /job/Virtual-Canada/Design-Emulation-Engineer_JR0283530 Virtual Canada Posted Yesterday
Read the full description at intel.wd1.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.
Related jobs
-
Mechanical Designer in Québec
Ametek - Location not specified
-
ASIC Design Verification Engineer Markham, Ontario, Canada ASICS Engineering Posted a day ago
Qualcomm - Location not specified
-
Design Specialist-CA Calabasas
Millerknoll INC - CA - Calabasas
-
Experienced Fire Alarm Designer
Johnson Controls - Vancouver-British Columbia-Canada