Senior Desense EMC Design Engineer, Pixel
Google - New Taipei, Banqiao District, New Taipei City, Taiwan
Posted May 14, 2026
Benefits
- Parental leave
- Not verified not verified - source not recorded
- Non-birth-parent leave
- Not verified not verified - source not recorded
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Source-linked last checked May 7, 2026
- Salary
- Not verified
- 401(k) match
- Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked May 7, 2026.
Was this benefit information wrong? Tell us.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Senior Desense EMC Design Engineer, Pixel New Taipei, Banqiao District, New Taipei City, Taiwan The Google Pixel team focuses on designing and delivering the world's most helpful mobile experience. The team works on shaping the future of Pixel devices and services through some of the most advanced designs, techniques, products, and experiences in consumer electronics. This includes bringing together the best of Google's artificial intelligence, software, and hardware to build global smartphones and create transformative experiences for users across the world. Work with cross-functional teams to solve over the air de-sense issues including all wireless technologies (e.g., FR1, FR2, LTE, UMTS, GSM, WLAN, BT, GNSS). Work on hardware schematics design, providing appropriate de-sense and Electromagnetic Compatibility (EMC) solutions across each hardware function and also system architecture and grounding materials selection in relation to product design. Execute de-sense and EMC validation from proto to Production Validation Test (PVT), troubleshooting related issues efficiently without any impact to the product schedule. Be responsible for PCB layout review at each development stage, achieving the best layout routing from de-sense and EMC perspective. Work closely with key parts technical program managers or vendors to drive the best de-sense/EMC performance, including display, camera, fingerprint sensor etc. Be responsible for factory issues in relation to de-sense and EMC. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a specialized field (e.g., Optics, Sensors, Audio/DSP, etc.), or equivalent practical experience. 4 years of experience working in designing de-sense or EMC for consumer electronics. 4
Read the full description at www.google.com. FewerJobs shows a source-linked preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.
Related jobs
-
Mechanical Engineering Manager 2 - 16282
Northrop Grumman - United States-Utah-Roy
-
Senior Software Engineer, Simulation and Integration
Axcelis Technologies INC - Beverly, MA
-
Payload AI&T Lead Staff Systems Engineer
Northrop Grumman - United States-Maryland-Linthicum
-
Senior Software Engineer, Equipment Control
Axcelis Technologies INC - Beverly, MA