Senior System Security Engineer (SSE)

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 13, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$116,543 U.S. median for this role

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Engineering From the posting source checked Jun 20, 2026

Seniority

Senior From the posting source checked Jun 20, 2026

Schedule

Shift type

Not verified

Weekend work

Not verified

Company

Equity

Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior System Security Engineer (SSE) Boise, ID, US; Salt Lake City, UT, US Basic Qualifications Education Requirements: Bachelor's degree in Systems Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 8 years of relevant experience; or Master's degree, plus a minimum of 6 years of relevant experience. Clearance Requirements: Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position ROLE AND POSITION OBJECTIVES: A successful candidate will possess implemtation level details of vulnerabilities and their countermeasures across a wide range of system types including microcontrollers, FPGA based system-on-chip (SoC) system, and workstation grade single board computers. GDMS is equally interested in physical and virtual threat vectors. Example Physical threats: - Side Channel Analysis against crypto systems - Glitching and fault injection - Invasive and non-invasive chip and circuit card level failure analysis techniques - JTAG and in-circuit debug - Direct Memory access and bus protocol exploitation Example Virtual threats: - Software exploitation - Firmware Exploitation - Root Kits and Boot Kits - Protocol exploitation - Cryptanalysis - CPU Side Channel Analysis - Rowhammer The primary responsibility of t

Read the full description at careers-gdms.icims.com. FewerJobs shows a preview and links to the original posting.