Chip Lead / Physical Design Director
Cadence Design Systems - 2 Locations
Posted 5/5/2026
Verified benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Verified
- No last checked 2026-05-07T12:00:00Z
- Salary
- Not disclosed
Where they hire
State eligibility is not yet verified.
About this role
Chip Lead / Physical Design Director 2 Locations Chip Lead / Physical Design Director /job/AUSTIN-03/Chip-Lead---Physical-Design-Director_R54647 2 Locations Posted Yesterday
Read the full description at cadence.wd1.myworkdayjobs.com. FewerJobs shows a short excerpt and links to the source.
Related jobs
-
Sr. Optical Lens Designer
Ametek - Location not specified
-
Mold Design Engineer
Ametek - Location not specified
-
Vice President, Client Platforms User Experience Designer
Ares Management - London, UK
-
Intern- Integrated Production Services Design
Ametek - Location not specified