Senior SoC Verification/Validation Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Not verified

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior SoC Verification/Validation Engineer San Jose, CA Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Job Description We are looking for Senior SoC Verification/Validation Engineer who are passionate about bringing next-generation SoCs to life on industry-leading emulation platforms. You will play a critical role in validating complex SoCs for AI connectivity and cloud infrastructure, ensuring functionality and performance well before silicon tape-out. Basic Responsibilities - Play a key role in developing complex SOCs for AI connectivity and cloud infrastructures - Bring up and validate high-speed serial interfaces such as PCIe, Ethernet and UALink, and overall SoC functionality - Collaborate closely with Architecture, Design, Verification, and SW/FW teams to define and execute functional/performance validation plans - Develop C/C++ FW and tests to validate and execute all test plan items - Build tools and methodologies to validate and debug all HW and SW/FW issues on the emulation platform Required Qualification - BS/MS in Electrical Engineering, Computer Engineering or related field. - 5+ years of hands-on experience in

Read the full description at job-boards.greenhouse.io. FewerJobs shows a source-linked preview and links to the original posting.