Wireless MAC Design Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Wireless MAC Design Engineer Sunnyvale, United States of America Come join Apple's wireless silicon development effort, with its emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically coordinated engineering team! Develop MAC layer design for wireless communication SoCs, including creating microarchitecture and other documents based on system-level requirements, and writing area- and power-efficient RTL that is scalable. Work with systems and software teams to ensure performance and power efficiency. Collaborate with verification and emulation teams on debug, test plan review and code coverage closure. Run tools to ensure lint and CDC/RDC clean design. Work with synthesis team to review constraints, close timing and review area/timing reports. Prepare microarchitecture and RTL for digital logic of the wireless MAC based on a set of functional requirements. Ensure lint, CDC, RDC cleanliness, and work with the synthesis team on timing closure. Support verification/prototyping/emulation teams during pre-silicon verification, prototyping, and SW/FW development. Support post-silicon validation, system integration, and debug efforts and attend to any required silicon design revisions. Minimum Qualifications: BS in Electrical Engineering, Computer Engineering, or a related field, and 10+ years of relevant industry experience. Digital logic design fundamentals. Demonstrated experience in translating functional requirements into synthesizable Verilog or SystemVerilog RTL. Knowledge of digital design flows such as RTL simulation and debug, synthesis, lint, STA, and LEC. Ability to design multi-clock-domain logic and resolve CDC problems. Preferred Qualifications: 10+ years of experience in ASIC microarchitecture

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.