SoC Failure Analysis Engineering Program Manager

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

SoC Failure Analysis Engineering Program Manager Austin, United States of America Apple's Engineering Program Management (EPM) team is seeking a seasoned Senior Engineering Program Manager to join and drive the SoC Failure Analysis (FA) efforts. In this role, you will be the driving force behind the operational excellence and program execution of FA across Apple's silicon lifecycle. You will own process definition, sample and logistics flow, cross-site coordination, and institutional knowledge capture - while actively partnering with technical leads on debug engagements to move issues from failure signature to resolution with speed and rigor. Serving as the critical link between high-level system failures and IP/circuit-level voltage and performance limitations, you will coordinate efforts across design, validation, and Apple FA labs, directly supporting the engineers building the chips at the core of future Apple products loved by millions of customers. Drive Technical Debug: Actively participate in bench-level functional debug on silicon validation boards and sockets, driving programs from failure signature through root-cause identification, and coordinate advanced EFA techniques (Sample Prep, EMMI, LVP, DLS, Nano-Probing, FIB) to isolate faults across analog, mixed-signal, and digital ICs. Establish Processes and Workflows: Define, document, and continuously improve FA intake, triage, prioritization, escalation, and closure workflows across Austin and Cupertino labs, and lead initiatives that measurably reduce turnaround time and increase FA throughput. Orchestrate Cross-Functional Execution: Partner closely with Design, Product Engineering, DFT, Reliability, Validation, and Foundry teams to drive measurable improvements in performance and yield, aligned to product launch milestones, while serving as the connective

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.