GPU DFT Design Verification Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

GPU DFT Design Verification Engineer Austin, United States of America Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, GPU. You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core. In this highly transparent and interactive role, your primary responsibilities will include: • Reviewing Architecture and Design Specifications • Extracting design features and developing attributes and verification plans • Working with designers to verify DFT implementation and run various checks • Implementing test benches, generating advised/constrained random tests • Debugging failures, running gate level simulations, supervising bugs, and closing coverage • Handling schedules and supporting multi-functional engineering effort • Assisting in verification flows, automation scripts and regressions • Working with test engineers to bring up test patterns on silicon. Minimum Qualifications: Bachelors Degree + 0 Years of Experience Preferred Qualifications: Proven experience in large processors and/or GPU/SOC designs Hands-on experience in directed or random verification, coverage analysis and assertions Proficient in

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.