Senior Design Verification Engineer, SSG

Benefits

Parental leave

Not verified not verified - source not recorded; timestamp not recorded

Non-birth-parent leave

Not verified not verified - source not recorded; timestamp not recorded

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior Design Verification Engineer, SSG Bengaluru, Karnataka, IND As a Senior Design Verification Engineer, you will contribute to exploring innovative hardware designs to enhance our devices. You will define verification methodology and implement test plans for advanced functional blocks while collaborating with cross-functional teams to develop world-class hardware devices. You will participate in the bringup of such blocks on Simulation and Emulation platforms. You will work closely with multi-disciplinary groups including Architecture, RTL Design, PD, Validation, Software and Product Design to architect and implement verification environments for complex functional block that enable development of world-class hardware devices. In this role, you will: • Architect and implement verification environments for complex functional blocks • Create and enhance verification environments using SystemVerilog and UVM • Develop comprehensive test plans through collaboration with design engineers, SW and architects • Implement coverage measures for stimulus and corner-case scenarios • Participate in test plan and coverage reviews • Drive complex RTL and TB debugs • Drive UPF based low power verification • Contribute to verification activities across simulation and emulation platforms • Work on creating the automation scripts to support DV methodologies • Create infrastructure to performs system level performance analysis Basic Qualifications: - Bachelor's degree in Electrical Engineering/Communications Engineering - Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing - Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testing - Experience with test plan development, building the necessary test bench infrastructure,

Read the full description at www.amazon.jobs. FewerJobs shows a source-linked preview and links to the original posting.