{ "results": [ { "id": "1c0b226c3c4dbd02722d3111e02f2ae6", "title": "CPU Power Management Microarchitect/RTL Engineer", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Santa Clara, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 147400, "salary_max": 272100, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 147400, "base_salary_max": 272100, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-04-14T21:17:43.657Z", "apply_url": "https://jobs.apple.com/en-us/details/200657885/cpu-power-management-microarchitect-rtl-engineer?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "CPU Power Management Microarchitect/RTL Engineer Santa Clara, United States of America Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Do you want to join us in these pursuits? Join us to help deliver the next groundbreaking Apple product! Apple's Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the iPhone, iPad, Watch, Vision Pro, and Mac. We are looking for an experienced engineer to help drive architecture and RTL for world-class CPU power management solutions. As a CPU Power Management Microarchitect/RTL Engineer, you will own or contribute to the following: • Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals • Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification • Performance exploration and correlation - explore high-performance strategies and work with the performance verification", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.title.53e897785b44973159", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c0b226c3c4dbd02722d3111e02f2ae6", "signal_type": "query_match", "display_text": "Title: semantic match", "tooltip": "Title provided semantic evidence for your search intent.", "source_binding": "reranker_semantic_evidence", "source_field": "title", "source_value": "CPU Power Management Microarchitect/RTL Engineer", "matched_input": "advanced micro devices", "derivation_source": "rerank_result.semantic_evidence", "candidate_evidence_id": null, "rerank_evidence_id": "rerank:2792be0012cf684d70dd3e8b", "taxonomy_alias_id": null, "oracle_verification_method": "reranker_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 86, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.6730c060b65cd41731", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c0b226c3c4dbd02722d3111e02f2ae6", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "CPU Power Management Microarchitect/RTL Engineer", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.ba6dea235537143dee", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c0b226c3c4dbd02722d3111e02f2ae6", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:1c0b226c3c4dbd02722d3111e02f2ae6:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657885/cpu-power-management-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657885/cpu-power-management-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657885/cpu-power-management-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657885/cpu-power-management-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657885/cpu-power-management-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657885/cpu-power-management-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "57b51a8e28d8560327d1374870f4c1bd", "title": "CPU Microarchitect/RTL Engineer", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Santa Clara, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 126800, "salary_max": 190900, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 126800, "base_salary_max": 190900, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-04-14T21:05:43.266Z", "apply_url": "https://jobs.apple.com/en-us/details/200657875/cpu-microarchitect-rtl-engineer?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "CPU Microarchitect/RTL Engineer Santa Clara, United States of America Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products! Apple's Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the iPhone, iPad, Watch, Vision Pro, and Mac. We are looking for an experienced engineer who can drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems. As a CPU Microarchitect/RTL Engineer, you will participate in the following: • Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals • Verification - support the verification team in test bench development, formal methods, and simulation/emulation for formal verification • Performance exploration and correlation - explore high-performance strategies and work with the performance verification team to verify that the RTL design meets targeted performance • Design delivery - work", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.title.d9f08a93a345a9c8f2", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "57b51a8e28d8560327d1374870f4c1bd", "signal_type": "query_match", "display_text": "Title: semantic match", "tooltip": "Title provided semantic evidence for your search intent.", "source_binding": "reranker_semantic_evidence", "source_field": "title", "source_value": "CPU Microarchitect/RTL Engineer", "matched_input": "advanced micro devices", "derivation_source": "rerank_result.semantic_evidence", "candidate_evidence_id": null, "rerank_evidence_id": "rerank:03e938ab09c221f52f5be904", "taxonomy_alias_id": null, "oracle_verification_method": "reranker_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 86, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.7384eb91ef347a6d53", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "57b51a8e28d8560327d1374870f4c1bd", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "CPU Microarchitect/RTL Engineer", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.041f2897c87437e13d", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "57b51a8e28d8560327d1374870f4c1bd", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:57b51a8e28d8560327d1374870f4c1bd:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657875/cpu-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657875/cpu-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657875/cpu-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657875/cpu-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657875/cpu-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657875/cpu-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "851817bd9ef6e6113eca18a13358a0fa", "title": "CPU ML Microarchitect/RTL Engineer", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Santa Clara, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 147400, "salary_max": 272100, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 147400, "base_salary_max": 272100, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-04-14T21:08:23.780Z", "apply_url": "https://jobs.apple.com/en-us/details/200657878/cpu-ml-microarchitect-rtl-engineer?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "CPU ML Microarchitect/RTL Engineer Santa Clara, United States of America Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products! Apple's Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the iPhone, iPad, Watch, Vision Pro, and Mac We are looking for an experienced engineer to drive CPU machine-learning accelerator architecture and RTL development for Apple Silicon. As a CPU ML Microarchitect/RTL Engineer, you will own or participate in the following: • Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals • Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification • Performance exploration and correlation - explore high-performance strategies and work with the performance verification team to verify that the RTL design meets targeted performance • Design delivery", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.title.a5522ba472d4b08a05", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "851817bd9ef6e6113eca18a13358a0fa", "signal_type": "query_match", "display_text": "Title: semantic match", "tooltip": "Title provided semantic evidence for your search intent.", "source_binding": "reranker_semantic_evidence", "source_field": "title", "source_value": "CPU ML Microarchitect/RTL Engineer", "matched_input": "advanced micro devices", "derivation_source": "rerank_result.semantic_evidence", "candidate_evidence_id": null, "rerank_evidence_id": "rerank:10fac049fccab30845797940", "taxonomy_alias_id": null, "oracle_verification_method": "reranker_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 86, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.a9af775adba91a2692", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "851817bd9ef6e6113eca18a13358a0fa", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "CPU ML Microarchitect/RTL Engineer", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.dfcca65f4fefcdea97", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "851817bd9ef6e6113eca18a13358a0fa", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:851817bd9ef6e6113eca18a13358a0fa:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657878/cpu-ml-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657878/cpu-ml-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657878/cpu-ml-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657878/cpu-ml-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657878/cpu-ml-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657878/cpu-ml-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "114400d33c3ab062c80b8d6f2df3496a", "title": "Senior Semiconductor Laser Device Engineer", "employer_name": "Lawrence Livermore National Laboratory", "employer_slug": "lawrence-livermore-national-laboratory", "location_text": "Livermore, CA, United States", "country": "US", "employment_type": "contract", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 210630, "salary_max": 267060, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 210630, "base_salary_max": 267060, "salary_disclosed": true, "equity_included": false, "equity_included_source": null, "equity_type": [ "none" ], "k401_match": null, "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [], "k401_contribution_source_url": null, "k401_contribution_source_fields": [], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-06-10T03:52:15.000Z", "apply_url": "https://jobs.smartrecruiters.com/LLNL/3743990011303466-senior-semiconductor-laser-device-engineer", "apply_url_verified": false, "ats": "smartrecruiters", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Senior Semiconductor Laser Device Engineer Livermore, CA, United States Company Description: Join us and make YOUR mark on the World! Lawrence Livermore National Laboratory (LLNL) has turned bold ideas into world-changing impact advancing science and technology to strengthen U.S. security and promote global stability. Our mission spans four critical national security areas nuclear deterrence, threat preparedness, energy security, and multi-domain defense empowering teams to take on the toughest challenges of today and tomorrow. With a culture built on innovation and operational excellence, LLNL is a place where your expertise can make a real impact. Job Description: We have an opening for a Senior Semiconductor Laser Device Engineer with expertise in semiconductor laser diodes. You will define, develop, and deploy high power laser diodes and diode arrays. You will have an advanced understanding of semiconductor optoelectronics, micro-optics, and thermal management to specify, design, and oversee deployment of high-power laser diode arrays and work to determine requirements, set specifications and address array technology options including thermal management and electronic drivers. You will work with LLNL team members to expand the vision for continued development of diode laser technology. This position is in the Laser Systems Engineering & Operations (LSEO) Division of the Engineering Directorate. You will Operate under consultative direction with substantial authority, using in-depth analysis and subject matter expertise in highly advanced concepts, to resolve a diverse range of highly complex problems, independently determine strategies, modify approaches, and pursue actions that impact organizational operations or directions and achieve long-term goals. Provide", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": false, "benefit_last_verified": null, "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "rule", "db_column": "role_function" }, "employment_type": { "field": "employment_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "employment_type" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "senior", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 5, "years_experience_max": 9, "role_function": "data", "role_function_source": "rule", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "doctorate", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.d6aff1703a5ec8051c", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "114400d33c3ab062c80b8d6f2df3496a", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description matched \"advanced\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Senior Semiconductor Laser Device Engineer Livermore, CA, United States Company Description: Join us and make YOUR mark on the World! Lawrence Livermore National Laboratory (LLNL) has turned bold ideas into world-changing impact advancing science and technology to strengthen U.S. security and promote global stability. Our mission spans four critical national security areas nuclear deterrence, threat preparedness, energy security, and multi-domain defense empowering teams to take on the toughest challenges of today and tomorrow. With a culture built on innovation and operational excellence, LLNL is a place where your expertise can make a real impact. Job Description: We have an opening for a Senior Semiconductor Laser Device Engineer with expertise in semiconductor laser diodes. You will define, develop, and deploy high power laser diodes and diode arrays. You will have an advanced understanding of semiconductor optoelectronics, micro-optics, and thermal management to specify, design, and oversee deployment of high-power laser diode arrays and work to determine requirements, set specifications and address array technology options including thermal management and electronic drivers. You will work with LLNL team members to expand the vision for continued development of diode laser technology. This position is in the Laser Systems Engineering & Operations (LSEO) Division of the Engineering Directorate. You will Operate under consultative direction with substantial authority, using in-depth analysis and subject matter expertise in highly advanced concepts, to resolve a diverse range of highly complex problems, independently determine strategies, modify approaches, and pursue actions that impact organizational operations or directions and achieve long-term goals. Provide", "matched_input": "advanced", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:114400d33c3ab062c80b8d6f2df3496a:description:advanced", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.f34f8e06de174c45d2", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "114400d33c3ab062c80b8d6f2df3496a", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Senior Semiconductor Laser Device Engineer Livermore, CA, United States Company Description: Join us and make YOUR mark on the World! Lawrence Livermore National Laboratory (LLNL) has turned bold ideas into world-changing impact advancing science and technology to strengthen U.S. security and promote global stability. Our mission spans four critical national security areas nuclear deterrence, threat preparedness, energy security, and multi-domain defense empowering teams to take on the toughest challenges of today and tomorrow. With a culture built on innovation and operational excellence, LLNL is a place where your expertise can make a real impact. Job Description: We have an opening for a Senior Semiconductor Laser Device Engineer with expertise in semiconductor laser diodes. You will define, develop, and deploy high power laser diodes and diode arrays. You will have an advanced understanding of semiconductor optoelectronics, micro-optics, and thermal management to specify, design, and oversee deployment of high-power laser diode arrays and work to determine requirements, set specifications and address array technology options including thermal management and electronic drivers. You will work with LLNL team members to expand the vision for continued development of diode laser technology. This position is in the Laser Systems Engineering & Operations (LSEO) Division of the Engineering Directorate. You will Operate under consultative direction with substantial authority, using in-depth analysis and subject matter expertise in highly advanced concepts, to resolve a diverse range of highly complex problems, independently determine strategies, modify approaches, and pursue actions that impact organizational operations or directions and achieve long-term goals. Provide", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:114400d33c3ab062c80b8d6f2df3496a:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.description_excerpt.2cf387041e094a3128", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "114400d33c3ab062c80b8d6f2df3496a", "signal_type": "query_match", "display_text": "Description: semantic match", "tooltip": "Description provided semantic evidence for your search intent.", "source_binding": "reranker_semantic_evidence", "source_field": "description_excerpt", "source_value": "Senior Semiconductor Laser Device Engineer Livermore, CA, United States Company Description: Join us and make YOUR mark on the World! Lawrence Livermore National Laboratory (LLNL) has turned bold ideas into world-changing impact advancing science and technology to strengthen U.S. security and promote global stability. Our mission spans four critical national security areas nuclear deterrence, threat preparedness, energy security, and multi-domain defense empowering teams to take on the toughest challenges of today and tomorrow. With a culture built on innovation and operational excellence, LLNL is a place where your expertise can make a real impact. Job Description: We have an opening for a Senior Semiconductor Laser Device Engineer with expertise in semiconductor laser diodes. You will define, develop, and deploy high power laser diodes and diode arrays. You will have an advanced understanding of semiconductor optoelectronics, micro-optics, and thermal management to specify, design, and oversee deployment of high-power laser diode arrays and work to determine requirements, set specifications and address array technology options including thermal management and electronic drivers. You will work with LLNL team members to expand the vision for continued development of diode laser technology. This position is in the Laser Systems Engineering & Operations (LSEO) Division of the Engineering Directorate. You will Operate under consultative direction with substantial authority, using in-depth analysis and subject matter expertise in highly advanced concepts, to resolve a diverse range of highly complex problems, independently determine strategies, modify approaches, and pursue actions that impact organizational operations or directions and achieve long-term goals. Provide", "matched_input": "advanced micro devices", "derivation_source": "rerank_result.semantic_evidence", "candidate_evidence_id": null, "rerank_evidence_id": "rerank:aaa0da1a30e9b3cec97adef5", "taxonomy_alias_id": null, "oracle_verification_method": "reranker_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 86, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.46aa7d0532a86587e0", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "114400d33c3ab062c80b8d6f2df3496a", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Senior Semiconductor Laser Device Engineer Livermore, CA, United States Company Description: Join us and make YOUR mark on the World! Lawrence Livermore National Laboratory (LLNL) has turned bold ideas into world-changing impact advancing science and technology to strengthen U.S. security and promote global stability. Our mission spans four critical national security areas nuclear deterrence, threat preparedness, energy security, and multi-domain defense empowering teams to take on the toughest challenges of today and tomorrow. With a culture built on innovation and operational excellence, LLNL is a place where your expertise can make a real impact. Job Description: We have an opening for a Senior Semiconductor Laser Device Engineer with expertise in semiconductor laser diodes. You will define, develop, and deploy high power laser diodes and diode arrays. You will have an advanced understanding of semiconductor optoelectronics, micro-optics, and thermal management to specify, design, and oversee deployment of high-power laser diode arrays and work to determine requirements, set specifications and address array technology options including thermal management and electronic drivers. You will work with LLNL team members to expand the vision for continued development of diode laser technology. This position is in the Laser Systems Engineering & Operations (LSEO) Division of the Engineering Directorate. You will Operate under consultative direction with substantial authority, using in-depth analysis and subject matter expertise in highly advanced concepts, to resolve a diverse range of highly complex problems, independently determine strategies, modify approaches, and pursue actions that impact organizational operations or directions and achieve long-term goals. Provide", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.75e3cf1fa884e836f5", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "114400d33c3ab062c80b8d6f2df3496a", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description contains \"advanced\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Senior Semiconductor Laser Device Engineer Livermore, CA, United States Company Description: Join us and make YOUR mark on the World! Lawrence Livermore National Laboratory (LLNL) has turned bold ideas into world-changing impact advancing science and technology to strengthen U.S. security and promote global stability. Our mission spans four critical national security areas nuclear deterrence, threat preparedness, energy security, and multi-domain defense empowering teams to take on the toughest challenges of today and tomorrow. With a culture built on innovation and operational excellence, LLNL is a place where your expertise can make a real impact. Job Description: We have an opening for a Senior Semiconductor Laser Device Engineer with expertise in semiconductor laser diodes. You will define, develop, and deploy high power laser diodes and diode arrays. You will have an advanced understanding of semiconductor optoelectronics, micro-optics, and thermal management to specify, design, and oversee deployment of high-power laser diode arrays and work to determine requirements, set specifications and address array technology options including thermal management and electronic drivers. You will work with LLNL team members to expand the vision for continued development of diode laser technology. This position is in the Laser Systems Engineering & Operations (LSEO) Division of the Engineering Directorate. You will Operate under consultative direction with substantial authority, using in-depth analysis and subject matter expertise in highly advanced concepts, to resolve a diverse range of highly complex problems, independently determine strategies, modify approaches, and pursue actions that impact organizational operations or directions and achieve long-term goals. Provide", "matched_input": "advanced", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "parental_leave_source_label": null, "k401_match_source_label": null, "k401_contribution_source_label": null, "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.smartrecruiters.com/LLNL/3743990011303466-senior-semiconductor-laser-device-engineer", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.smartrecruiters.com/LLNL/3743990011303466-senior-semiconductor-laser-device-engineer", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.smartrecruiters.com/LLNL/3743990011303466-senior-semiconductor-laser-device-engineer", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "equity_included": { "tier": "inferred", "verified": false, "label": "Inferred - source not recorded", "source_label": "source not recorded", "href": null, "source_values": [], "checked_at": null }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.smartrecruiters.com/LLNL/3743990011303466-senior-semiconductor-laser-device-engineer", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.smartrecruiters.com/LLNL/3743990011303466-senior-semiconductor-laser-device-engineer", "source_values": [ "rule" ], "checked_at": null } } }, { "id": "82a20b8bc6601e21e6e9182adb7bbdf4", "title": "Senior Advanced Manufacturing Engineer - Electronics", "employer_name": "Lear Corporation", "employer_slug": "lear", "location_text": "Job Location (country) United States", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-06-12T10:25:24.000Z", "apply_url": "https://jobs.lear.com/job/Southfield-Senior-Advanced-Manufacturing-Engineer-Electronics-MI-48033/1365640233/", "apply_url_verified": false, "ats": "successfactors", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Senior Advanced Manufacturing Engineer - Electronics Job Location (country) United States Lear For You We work hard for the people who work for us. We champion our teams. We foster collaboration, inclusion, respect and excellence. What we are trying to say is we want to be more for you. We are your path to a better career, a better future, and a better you. Our teams have invented groundbreaking technologies, flawlessly manufactured millions of products and earned a long list of awards. Year after year, we are one of the World's Most Admired Companies. Our teams are the secret to our success. They are empowered, inventive and inclusive. Passionate about their craft. Driven to succeed. Because we all understand that we must work together to win. Are you ready for a better career? A better future? We're Lear For You. SENIOR ADVANCED MANUFACTURING ENGINEER - GLOBAL ELECTRONICS SOUTHFIELD, MICHIGAN - WORLD HEADQUARTERS As a member of the Advanced Manufacturing Engineering team, the Senior Advanced Manufacturing Engineer will be responsible for supporting cost estimation, new product launch and leading standardization and innovation initiatives. The Role: Your work will include, but not be limited to: Developing manufacturing processes and related equipment for new electrical components (SMT, Final Assembly and EOL Test). Lead cost estimation effort for new/modified business quoting. Support the analysis of work force utilization, space requirements, material flow, and leads the optimization of layout design for maximum efficiency. Expected to be able to conceptualize", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "tech_stack": { "field": "tech_stack", "source": "llm:greenfield:inv_371_postfix", "db_column": "tech_stack" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/842162/000084216226000011/lear-20251231.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "customer_type": { "field": "customer_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "customer_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/842162/000084216226000011/lear-20251231.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "senior", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 5, "years_experience_max": 9, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 45, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.title.7f25be10a26991ab1d", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "82a20b8bc6601e21e6e9182adb7bbdf4", "signal_type": "query_match", "display_text": "Title: semantic match", "tooltip": "Title provided semantic evidence for your search intent.", "source_binding": "reranker_semantic_evidence", "source_field": "title", "source_value": "Senior Advanced Manufacturing Engineer - Electronics", "matched_input": "advanced micro devices", "derivation_source": "rerank_result.semantic_evidence", "candidate_evidence_id": null, "rerank_evidence_id": "rerank:a86d9ccc5453340895848010", "taxonomy_alias_id": null, "oracle_verification_method": "reranker_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 86, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.0f6fac425f221c8f4e", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "82a20b8bc6601e21e6e9182adb7bbdf4", "signal_type": "query_match", "display_text": "Title: \"advanced\"", "tooltip": "Title contains \"advanced\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "Senior Advanced Manufacturing Engineer - Electronics", "matched_input": "advanced", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.7bbe67998bb7e3e71e", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "82a20b8bc6601e21e6e9182adb7bbdf4", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:82a20b8bc6601e21e6e9182adb7bbdf4:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/842162/000084216226000011/lear-20251231.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/842162/000084216226000011/lear-20251231.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.lear.com/job/Southfield-Senior-Advanced-Manufacturing-Engineer-Electronics-MI-48033/1365640233/", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.lear.com/job/Southfield-Senior-Advanced-Manufacturing-Engineer-Electronics-MI-48033/1365640233/", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.lear.com/job/Southfield-Senior-Advanced-Manufacturing-Engineer-Electronics-MI-48033/1365640233/", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "6c7ea56091d55fbfae4b30fca9172a8e", "title": "Apple GPU Compiler Backend/Research Engineer, Graphics, Game and ML", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Cupertino, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 181100, "salary_max": 318400, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 181100, "base_salary_max": 318400, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-03-27T21:34:35.383Z", "apply_url": "https://jobs.apple.com/en-us/details/200593210/apple-gpu-compiler-backend-research-engineer-graphics-game-and-ml?team=SFTWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Apple GPU Compiler Backend/Research Engineer, Graphics, Game and ML Cupertino, United States of America In this role, you will have the opportunity to work on defining the roadmap for Apple GPU architecture and unleash the potential for new applications. You will work cross-functionally with several hardware and software teams to prototype compiler feature support, code generation and a slew of optimizations. You will be responsible to evaluate the efficacy of the proposed changes and provide feedback. Your work will have tremendous impact across all Apple devices. We in the GPU compiler team have a strong track record of delivering optimal solutions for Apple Silicon GPUs. We have built synergies with hardware and software teams to explore and implement these solutions from conception, to prototyping to finally productizing and shipping. We strongly believe that being involved from concept allows us to unlock the true potential of new GPU architectures. We are seeking a highly skilled Compiler Backend Research Engineer to join our team. The role involves researching, designing, prototyping and implementing Apple GPU compiler optimizations to improve performance and functionality across all Apple devices. The GPU that you will work on will be shipped in every Apple device with a GPU. You will work on an LLVM-based compiler backend to generate optimized GPU binaries for future Apple Silicon GPUs that run graphics and compute workloads. In this role you will engage and collaborate with architects and micro-architects to explore and advance features and capabilities of the Apple Silicon GPUs. You will", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "tech_stack": { "field": "tech_stack", "source": "llm:greenfield:inv_371_postfix", "db_column": "tech_stack" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "customer_type": { "field": "customer_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "customer_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 5, "years_experience_max": 9, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "bachelors", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.a431e140a1451faac3", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "6c7ea56091d55fbfae4b30fca9172a8e", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description matched \"devices\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Apple GPU Compiler Backend/Research Engineer, Graphics, Game and ML Cupertino, United States of America In this role, you will have the opportunity to work on defining the roadmap for Apple GPU architecture and unleash the potential for new applications. You will work cross-functionally with several hardware and software teams to prototype compiler feature support, code generation and a slew of optimizations. You will be responsible to evaluate the efficacy of the proposed changes and provide feedback. Your work will have tremendous impact across all Apple devices. We in the GPU compiler team have a strong track record of delivering optimal solutions for Apple Silicon GPUs. We have built synergies with hardware and software teams to explore and implement these solutions from conception, to prototyping to finally productizing and shipping. We strongly believe that being involved from concept allows us to unlock the true potential of new GPU architectures. We are seeking a highly skilled Compiler Backend Research Engineer to join our team. The role involves researching, designing, prototyping and implementing Apple GPU compiler optimizations to improve performance and functionality across all Apple devices. The GPU that you will work on will be shipped in every Apple device with a GPU. You will work on an LLVM-based compiler backend to generate optimized GPU binaries for future Apple Silicon GPUs that run graphics and compute workloads. In this role you will engage and collaborate with architects and micro-architects to explore and advance features and capabilities of the Apple Silicon GPUs. You will", "matched_input": "devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:6c7ea56091d55fbfae4b30fca9172a8e:description:devices", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.fe68a0685641ec8f5f", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "6c7ea56091d55fbfae4b30fca9172a8e", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Apple GPU Compiler Backend/Research Engineer, Graphics, Game and ML Cupertino, United States of America In this role, you will have the opportunity to work on defining the roadmap for Apple GPU architecture and unleash the potential for new applications. You will work cross-functionally with several hardware and software teams to prototype compiler feature support, code generation and a slew of optimizations. You will be responsible to evaluate the efficacy of the proposed changes and provide feedback. Your work will have tremendous impact across all Apple devices. We in the GPU compiler team have a strong track record of delivering optimal solutions for Apple Silicon GPUs. We have built synergies with hardware and software teams to explore and implement these solutions from conception, to prototyping to finally productizing and shipping. We strongly believe that being involved from concept allows us to unlock the true potential of new GPU architectures. We are seeking a highly skilled Compiler Backend Research Engineer to join our team. The role involves researching, designing, prototyping and implementing Apple GPU compiler optimizations to improve performance and functionality across all Apple devices. The GPU that you will work on will be shipped in every Apple device with a GPU. You will work on an LLVM-based compiler backend to generate optimized GPU binaries for future Apple Silicon GPUs that run graphics and compute workloads. In this role you will engage and collaborate with architects and micro-architects to explore and advance features and capabilities of the Apple Silicon GPUs. You will", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:6c7ea56091d55fbfae4b30fca9172a8e:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.description_excerpt.434d76d15fb3e225b7", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "6c7ea56091d55fbfae4b30fca9172a8e", "signal_type": "query_match", "display_text": "Description: semantic match", "tooltip": "Description provided semantic evidence for your search intent.", "source_binding": "reranker_semantic_evidence", "source_field": "description_excerpt", "source_value": "Apple GPU Compiler Backend/Research Engineer, Graphics, Game and ML Cupertino, United States of America In this role, you will have the opportunity to work on defining the roadmap for Apple GPU architecture and unleash the potential for new applications. You will work cross-functionally with several hardware and software teams to prototype compiler feature support, code generation and a slew of optimizations. You will be responsible to evaluate the efficacy of the proposed changes and provide feedback. Your work will have tremendous impact across all Apple devices. We in the GPU compiler team have a strong track record of delivering optimal solutions for Apple Silicon GPUs. We have built synergies with hardware and software teams to explore and implement these solutions from conception, to prototyping to finally productizing and shipping. We strongly believe that being involved from concept allows us to unlock the true potential of new GPU architectures. We are seeking a highly skilled Compiler Backend Research Engineer to join our team. The role involves researching, designing, prototyping and implementing Apple GPU compiler optimizations to improve performance and functionality across all Apple devices. The GPU that you will work on will be shipped in every Apple device with a GPU. You will work on an LLVM-based compiler backend to generate optimized GPU binaries for future Apple Silicon GPUs that run graphics and compute workloads. In this role you will engage and collaborate with architects and micro-architects to explore and advance features and capabilities of the Apple Silicon GPUs. You will", "matched_input": "advanced micro devices", "derivation_source": "rerank_result.semantic_evidence", "candidate_evidence_id": null, "rerank_evidence_id": "rerank:90e6e8883e1fc43733cbf9b5", "taxonomy_alias_id": null, "oracle_verification_method": "reranker_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 86, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.1900b549127b9423f0", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "6c7ea56091d55fbfae4b30fca9172a8e", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Apple GPU Compiler Backend/Research Engineer, Graphics, Game and ML Cupertino, United States of America In this role, you will have the opportunity to work on defining the roadmap for Apple GPU architecture and unleash the potential for new applications. You will work cross-functionally with several hardware and software teams to prototype compiler feature support, code generation and a slew of optimizations. You will be responsible to evaluate the efficacy of the proposed changes and provide feedback. Your work will have tremendous impact across all Apple devices. We in the GPU compiler team have a strong track record of delivering optimal solutions for Apple Silicon GPUs. We have built synergies with hardware and software teams to explore and implement these solutions from conception, to prototyping to finally productizing and shipping. We strongly believe that being involved from concept allows us to unlock the true potential of new GPU architectures. We are seeking a highly skilled Compiler Backend Research Engineer to join our team. The role involves researching, designing, prototyping and implementing Apple GPU compiler optimizations to improve performance and functionality across all Apple devices. The GPU that you will work on will be shipped in every Apple device with a GPU. You will work on an LLVM-based compiler backend to generate optimized GPU binaries for future Apple Silicon GPUs that run graphics and compute workloads. In this role you will engage and collaborate with architects and micro-architects to explore and advance features and capabilities of the Apple Silicon GPUs. You will", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.8ec3a4e2e1155d3b9d", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "6c7ea56091d55fbfae4b30fca9172a8e", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Apple GPU Compiler Backend/Research Engineer, Graphics, Game and ML Cupertino, United States of America In this role, you will have the opportunity to work on defining the roadmap for Apple GPU architecture and unleash the potential for new applications. You will work cross-functionally with several hardware and software teams to prototype compiler feature support, code generation and a slew of optimizations. You will be responsible to evaluate the efficacy of the proposed changes and provide feedback. Your work will have tremendous impact across all Apple devices. We in the GPU compiler team have a strong track record of delivering optimal solutions for Apple Silicon GPUs. We have built synergies with hardware and software teams to explore and implement these solutions from conception, to prototyping to finally productizing and shipping. We strongly believe that being involved from concept allows us to unlock the true potential of new GPU architectures. We are seeking a highly skilled Compiler Backend Research Engineer to join our team. The role involves researching, designing, prototyping and implementing Apple GPU compiler optimizations to improve performance and functionality across all Apple devices. The GPU that you will work on will be shipped in every Apple device with a GPU. You will work on an LLVM-based compiler backend to generate optimized GPU binaries for future Apple Silicon GPUs that run graphics and compute workloads. In this role you will engage and collaborate with architects and micro-architects to explore and advance features and capabilities of the Apple Silicon GPUs. You will", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200593210/apple-gpu-compiler-backend-research-engineer-graphics-game-and-ml?team=SFTWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200593210/apple-gpu-compiler-backend-research-engineer-graphics-game-and-ml?team=SFTWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200593210/apple-gpu-compiler-backend-research-engineer-graphics-game-and-ml?team=SFTWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200593210/apple-gpu-compiler-backend-research-engineer-graphics-game-and-ml?team=SFTWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200593210/apple-gpu-compiler-backend-research-engineer-graphics-game-and-ml?team=SFTWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200593210/apple-gpu-compiler-backend-research-engineer-graphics-game-and-ml?team=SFTWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "c0c959a8e78b0f8dad0e762141cc038d", "title": "Warehouse Assistant", "employer_name": "Ingram Micro", "employer_slug": "ingram-micro", "location_text": "Ingram Micro Warehouse – Lima", "country": "unknown", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 3, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-05-12T00:00:00.000Z", "apply_url": "https://ingrammicro.wd5.myworkdayjobs.com/ingrammicro/job/Ingram-Micro-Warehouse--Lima/Warehouse-Assistant_R-107843", "apply_url_verified": false, "ats": "workday", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Warehouse Assistant Ingram Micro Warehouse – Lima posted: Posted 30+ Days Ago", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "rule", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "entry", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 0, "years_experience_max": 4, "role_function": "operations", "role_function_source": "rule", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.0d66da91dbbd52e89e", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "c0c959a8e78b0f8dad0e762141cc038d", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Warehouse Assistant Ingram Micro Warehouse – Lima posted: Posted 30+ Days Ago", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:c0c959a8e78b0f8dad0e762141cc038d:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.502c9af692e7f6edc7", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "c0c959a8e78b0f8dad0e762141cc038d", "signal_type": "query_match", "display_text": "Employer: \"micro\"", "tooltip": "Employer matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "employer_name", "source_value": "Ingram Micro", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:c0c959a8e78b0f8dad0e762141cc038d:employer:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.location_text.ade91605356208cc84", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "c0c959a8e78b0f8dad0e762141cc038d", "signal_type": "query_match", "display_text": "Location: \"micro\"", "tooltip": "Location matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "location_text", "source_value": "Ingram Micro Warehouse – Lima", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:c0c959a8e78b0f8dad0e762141cc038d:location:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.2da789811d0c78edf0", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "c0c959a8e78b0f8dad0e762141cc038d", "signal_type": "query_match", "display_text": "Employer: \"micro\"", "tooltip": "Employer contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "employer_name", "source_value": "Ingram Micro", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm" ], "checked_at": null }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://ingrammicro.wd5.myworkdayjobs.com/ingrammicro/job/Ingram-Micro-Warehouse--Lima/Warehouse-Assistant_R-107843", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://ingrammicro.wd5.myworkdayjobs.com/ingrammicro/job/Ingram-Micro-Warehouse--Lima/Warehouse-Assistant_R-107843", "source_values": [ "rule" ], "checked_at": null } } }, { "id": "3700d1de9046d1ea9faafbde346dabea", "title": "Executive Coordinator", "employer_name": "Ingram Micro", "employer_slug": "ingram-micro", "location_text": "Ingram Micro Office – San Borja", "country": "unknown", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 3, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-06-01T00:00:00.000Z", "apply_url": "https://ingrammicro.wd5.myworkdayjobs.com/ingrammicro/job/Ingram-Micro-Office--San-Borja/Executive-Coordinator_R-115553", "apply_url_verified": false, "ats": "workday", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Executive Coordinator Ingram Micro Office – San Borja posted: Posted 11 Days Ago", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "other", "role_function_source": "unknown", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.5c55f576b400950238", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "3700d1de9046d1ea9faafbde346dabea", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Executive Coordinator Ingram Micro Office – San Borja posted: Posted 11 Days Ago", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:3700d1de9046d1ea9faafbde346dabea:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.9c684032cee14f7e01", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "3700d1de9046d1ea9faafbde346dabea", "signal_type": "query_match", "display_text": "Employer: \"micro\"", "tooltip": "Employer matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "employer_name", "source_value": "Ingram Micro", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:3700d1de9046d1ea9faafbde346dabea:employer:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.location_text.d5295977381bb45b4a", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "3700d1de9046d1ea9faafbde346dabea", "signal_type": "query_match", "display_text": "Location: \"micro\"", "tooltip": "Location matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "location_text", "source_value": "Ingram Micro Office – San Borja", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:3700d1de9046d1ea9faafbde346dabea:location:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.ff408620a37c70fc7d", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "3700d1de9046d1ea9faafbde346dabea", "signal_type": "query_match", "display_text": "Employer: \"micro\"", "tooltip": "Employer contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "employer_name", "source_value": "Ingram Micro", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm" ], "checked_at": null }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://ingrammicro.wd5.myworkdayjobs.com/ingrammicro/job/Ingram-Micro-Office--San-Borja/Executive-Coordinator_R-115553", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null } } }, { "id": "e10e6bbf97a7db71b9c1742e8305140e", "title": "Senior Engineer - NAND CMOS Device", "employer_name": "Micron Technology, Inc.", "employer_slug": "micron-technology", "location_text": "Fab 10N/X, Singapore", "country": "SG", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 3, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-05-12T00:00:00.000Z", "apply_url": "https://micron.wd1.myworkdayjobs.com/External/job/Fab-10NX-Singapore/Engineer-Sr-Eng-Principal-Eng---NAND-CMOS-Device_JR68215", "apply_url_verified": false, "ats": "workday", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Senior Engineer - NAND CMOS Device Fab 10N/X, Singapore posted: Posted 30+ Days Ago", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "rule", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "senior", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 5, "years_experience_max": 9, "role_function": "data", "role_function_source": "rule", "company_stage": null, "company_stage_source": null, "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.b7f78787928f0580d1", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "e10e6bbf97a7db71b9c1742e8305140e", "signal_type": "query_match", "display_text": "Employer: \"micro\"", "tooltip": "Employer contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "employer_name", "source_value": "Micron Technology, Inc.", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.0a46a102f6e387fc9f", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "e10e6bbf97a7db71b9c1742e8305140e", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "data", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:e10e6bbf97a7db71b9c1742e8305140e:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm" ], "checked_at": null }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://micron.wd1.myworkdayjobs.com/External/job/Fab-10NX-Singapore/Engineer-Sr-Eng-Principal-Eng---NAND-CMOS-Device_JR68215", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://micron.wd1.myworkdayjobs.com/External/job/Fab-10NX-Singapore/Engineer-Sr-Eng-Principal-Eng---NAND-CMOS-Device_JR68215", "source_values": [ "rule" ], "checked_at": null }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": null } } }, { "id": "df62377eb0faf120f57e19b2e1dba8a0", "title": "MEMS/Microfluidic Fab Yield Improvement Engineer", "employer_name": "Hewlett-Packard", "employer_slug": "hewlett-packard", "location_text": "Singapore, South West, Singapore", "country": "SG", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 3, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp", "profit_share" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-06-12T10:25:24.000Z", "apply_url": "https://hp.eightfold.ai/careers/job/41783284", "apply_url_verified": false, "ats": "eightfold", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "MEMS/Microfluidic Fab Yield Improvement Engineer Singapore, South West, Singapore", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/47217/000004721725000071/hpq-20251031.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "rule", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/47217/000004721725000071/hpq-20251031.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "data", "role_function_source": "rule", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.a038d81f94decbc608", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "df62377eb0faf120f57e19b2e1dba8a0", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "MEMS/Microfluidic Fab Yield Improvement Engineer", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.e6fb2f29a0d55dfa76", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "df62377eb0faf120f57e19b2e1dba8a0", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "data", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:df62377eb0faf120f57e19b2e1dba8a0:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/47217/000004721725000071/hpq-20251031.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/47217/000004721725000071/hpq-20251031.htm" ], "checked_at": null }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://hp.eightfold.ai/careers/job/41783284", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://hp.eightfold.ai/careers/job/41783284", "source_values": [ "rule" ], "checked_at": null } } }, { "id": "8e13eb40744dd125bbba0bc795a666cb", "title": "Medical Laboratory Scientist I - Micro", "employer_name": "Quest Diagnostics", "employer_slug": "quest-diagnostics", "location_text": "Tampa, FL, United States", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp", "profit_share" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-06-10T00:00:00.000Z", "apply_url": "https://hdox.fa.us6.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/requisitions/job/61783", "apply_url_verified": false, "ats": "oracle_recruiting_cloud", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Medical Laboratory Scientist I - Micro Tampa, FL, United States Medical Laboratory Scientist I - Micro", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1022079/000102207926000015/dgx-20251231.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "rule", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1022079/000102207926000015/dgx-20251231.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "data", "role_function_source": "rule", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.f66e523e695e6ab4f5", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "8e13eb40744dd125bbba0bc795a666cb", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Medical Laboratory Scientist I - Micro Tampa, FL, United States Medical Laboratory Scientist I - Micro", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:8e13eb40744dd125bbba0bc795a666cb:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.5c84d59d05235db570", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "8e13eb40744dd125bbba0bc795a666cb", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "title", "source_value": "Medical Laboratory Scientist I - Micro", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:8e13eb40744dd125bbba0bc795a666cb:title:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.49ac888c5123d3b8cb", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "8e13eb40744dd125bbba0bc795a666cb", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "Medical Laboratory Scientist I - Micro", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/1022079/000102207926000015/dgx-20251231.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/1022079/000102207926000015/dgx-20251231.htm" ], "checked_at": null }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://hdox.fa.us6.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/requisitions/job/61783", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://hdox.fa.us6.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/requisitions/job/61783", "source_values": [ "rule" ], "checked_at": null } } }, { "id": "8a163ab2044e66a9b462beb039df5edb", "title": "CPU Microarchitect/RTL Engineer - Fetch, Out of Order", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Santa Clara, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 147400, "salary_max": 272100, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 147400, "base_salary_max": 272100, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-04-14T21:15:17.469Z", "apply_url": "https://jobs.apple.com/en-us/details/200657881/cpu-microarchitect-rtl-engineer-fetch-out-of-order?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "CPU Microarchitect/RTL Engineer - Fetch, Out of Order Santa Clara, United States of America Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Do you want to join us in these pursuits? Join us to help deliver the next groundbreaking Apple product! Apple's Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the iPhone, iPad, Watch, Vision Pro, and Mac. We are looking for an experienced engineer to drive architecture and RTL development of CPU front-end and/or out-of-order subsystem for our performant cores. As a CPU Microarchitect/RTL Engineer, you will own or participate in the following: • Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals • Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification • Performance exploration and correlation - explore high-performance strategies and", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.98b10a7fe514195f08", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "8a163ab2044e66a9b462beb039df5edb", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "CPU Microarchitect/RTL Engineer - Fetch, Out of Order", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.f7e2e3d0381d8aaac2", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "8a163ab2044e66a9b462beb039df5edb", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:8a163ab2044e66a9b462beb039df5edb:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657881/cpu-microarchitect-rtl-engineer-fetch-out-of-order?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657881/cpu-microarchitect-rtl-engineer-fetch-out-of-order?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657881/cpu-microarchitect-rtl-engineer-fetch-out-of-order?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657881/cpu-microarchitect-rtl-engineer-fetch-out-of-order?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657881/cpu-microarchitect-rtl-engineer-fetch-out-of-order?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657881/cpu-microarchitect-rtl-engineer-fetch-out-of-order?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "d51edd7b2c9740aa97060e0d21a53c1c", "title": "Microfabrication Engineer (R&D)", "employer_name": "Neuralink", "employer_slug": "neuralink", "location_text": "Fremont, California, United States", "country": "US", "employment_type": "temporary", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 81000, "salary_max": 209000, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 81000, "base_salary_max": 209000, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [ "cbinsights_unicorn", "sequoia", "foundersfund" ], "posted_at": "2026-04-03T21:10:52.000Z", "apply_url": "https://boards.greenhouse.io/neuralink/jobs/7689641003?gh_jid=7689641003", "apply_url_verified": false, "ats": "greenhouse", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Microfabrication Engineer (R&D) Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Microfabrication Team, a division of the Brain Interfaces Hardware Department, designs, manufactures, and verifies the thin-film microelectrode array that records and relays neural signals to the body of the implant. The team operates at an in-house cleanroom facility in Fremont, with operations expanding to Austin in the near future. Job Description and Responsibilities: The Microfabrication Engineer at Neuralink will be responsible for the development of micro-fabricated medical devices including thin-film microelectrode arrays used in preclinical and clinical studies within Neuralink. This includes developing process modules to push design and fabrication limits; performing metrology to monitor, test, and characterize in-process progress; and providing detailed documentation of process steps, changes, and measurements. - Design and physically realize next-generation thin-film microelectrode arrays. - Develop and deploy advanced process integration schemes for thin-film fabrication within production environments. - Execute benchtop experiments to characterize the relationship between fabrication parameters, design, and product performance (e.g., impedance and longevity). - Utilize statistical analysis on experimental data to drive data-informed product improvement decisions. - Sponsor in vivo studies to validate the physiological performance of novel designs and processes. - Author comprehensive SOPs and technical documentation to standardize process activities across the team. - Provide technical training and mentorship to team", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 47, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "base_salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "base_salary_min" }, "equity_type": { "field": "equity_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "equity_type" }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "salary_period": { "field": "salary_period", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_period" }, "equity_offered": { "field": "equity_offered", "source": "llm:greenfield:inv_371_postfix", "db_column": "equity_offered" }, "employment_type": { "field": "employment_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "employment_type" }, "equity_included": { "field": "equity_included", "source": "derived:greenfield:inv_371_postfix", "db_column": "equity_included" }, "salary_currency": { "field": "salary_currency", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_currency" }, "salary_disclosed": { "field": "salary_disclosed", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_disclosed" }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "health_plan_types": { "field": "health_plan_types", "source": "llm:greenfield:inv_371_postfix", "db_column": "health_plan_types" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" }, "visible_salary_max": { "field": "visible_salary_max", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_max" }, "visible_salary_min": { "field": "visible_salary_min", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_min" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": "51-200", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "bachelors", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.1eae01938c3e019235", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d51edd7b2c9740aa97060e0d21a53c1c", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description matched \"devices\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Microfabrication Engineer (R&D) Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Microfabrication Team, a division of the Brain Interfaces Hardware Department, designs, manufactures, and verifies the thin-film microelectrode array that records and relays neural signals to the body of the implant. The team operates at an in-house cleanroom facility in Fremont, with operations expanding to Austin in the near future. Job Description and Responsibilities: The Microfabrication Engineer at Neuralink will be responsible for the development of micro-fabricated medical devices including thin-film microelectrode arrays used in preclinical and clinical studies within Neuralink. This includes developing process modules to push design and fabrication limits; performing metrology to monitor, test, and characterize in-process progress; and providing detailed documentation of process steps, changes, and measurements. - Design and physically realize next-generation thin-film microelectrode arrays. - Develop and deploy advanced process integration schemes for thin-film fabrication within production environments. - Execute benchtop experiments to characterize the relationship between fabrication parameters, design, and product performance (e.g., impedance and longevity). - Utilize statistical analysis on experimental data to drive data-informed product improvement decisions. - Sponsor in vivo studies to validate the physiological performance of novel designs and processes. - Author comprehensive SOPs and technical documentation to standardize process activities across the team. - Provide technical training and mentorship to team", "matched_input": "devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:d51edd7b2c9740aa97060e0d21a53c1c:description:devices", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.2353529d30e745c448", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d51edd7b2c9740aa97060e0d21a53c1c", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Microfabrication Engineer (R&D) Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Microfabrication Team, a division of the Brain Interfaces Hardware Department, designs, manufactures, and verifies the thin-film microelectrode array that records and relays neural signals to the body of the implant. The team operates at an in-house cleanroom facility in Fremont, with operations expanding to Austin in the near future. Job Description and Responsibilities: The Microfabrication Engineer at Neuralink will be responsible for the development of micro-fabricated medical devices including thin-film microelectrode arrays used in preclinical and clinical studies within Neuralink. This includes developing process modules to push design and fabrication limits; performing metrology to monitor, test, and characterize in-process progress; and providing detailed documentation of process steps, changes, and measurements. - Design and physically realize next-generation thin-film microelectrode arrays. - Develop and deploy advanced process integration schemes for thin-film fabrication within production environments. - Execute benchtop experiments to characterize the relationship between fabrication parameters, design, and product performance (e.g., impedance and longevity). - Utilize statistical analysis on experimental data to drive data-informed product improvement decisions. - Sponsor in vivo studies to validate the physiological performance of novel designs and processes. - Author comprehensive SOPs and technical documentation to standardize process activities across the team. - Provide technical training and mentorship to team", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:d51edd7b2c9740aa97060e0d21a53c1c:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.cbaa0776a6f0dea46f", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d51edd7b2c9740aa97060e0d21a53c1c", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description matched \"advanced\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Microfabrication Engineer (R&D) Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Microfabrication Team, a division of the Brain Interfaces Hardware Department, designs, manufactures, and verifies the thin-film microelectrode array that records and relays neural signals to the body of the implant. The team operates at an in-house cleanroom facility in Fremont, with operations expanding to Austin in the near future. Job Description and Responsibilities: The Microfabrication Engineer at Neuralink will be responsible for the development of micro-fabricated medical devices including thin-film microelectrode arrays used in preclinical and clinical studies within Neuralink. This includes developing process modules to push design and fabrication limits; performing metrology to monitor, test, and characterize in-process progress; and providing detailed documentation of process steps, changes, and measurements. - Design and physically realize next-generation thin-film microelectrode arrays. - Develop and deploy advanced process integration schemes for thin-film fabrication within production environments. - Execute benchtop experiments to characterize the relationship between fabrication parameters, design, and product performance (e.g., impedance and longevity). - Utilize statistical analysis on experimental data to drive data-informed product improvement decisions. - Sponsor in vivo studies to validate the physiological performance of novel designs and processes. - Author comprehensive SOPs and technical documentation to standardize process activities across the team. - Provide technical training and mentorship to team", "matched_input": "advanced", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:d51edd7b2c9740aa97060e0d21a53c1c:description:advanced", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.602ee5ce0a545025bd", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d51edd7b2c9740aa97060e0d21a53c1c", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "title", "source_value": "Microfabrication Engineer (R&D)", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:d51edd7b2c9740aa97060e0d21a53c1c:title:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.a66382ad54bef04b54", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d51edd7b2c9740aa97060e0d21a53c1c", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description contains \"advanced\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Microfabrication Engineer (R&D) Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Microfabrication Team, a division of the Brain Interfaces Hardware Department, designs, manufactures, and verifies the thin-film microelectrode array that records and relays neural signals to the body of the implant. The team operates at an in-house cleanroom facility in Fremont, with operations expanding to Austin in the near future. Job Description and Responsibilities: The Microfabrication Engineer at Neuralink will be responsible for the development of micro-fabricated medical devices including thin-film microelectrode arrays used in preclinical and clinical studies within Neuralink. This includes developing process modules to push design and fabrication limits; performing metrology to monitor, test, and characterize in-process progress; and providing detailed documentation of process steps, changes, and measurements. - Design and physically realize next-generation thin-film microelectrode arrays. - Develop and deploy advanced process integration schemes for thin-film fabrication within production environments. - Execute benchtop experiments to characterize the relationship between fabrication parameters, design, and product performance (e.g., impedance and longevity). - Utilize statistical analysis on experimental data to drive data-informed product improvement decisions. - Sponsor in vivo studies to validate the physiological performance of novel designs and processes. - Author comprehensive SOPs and technical documentation to standardize process activities across the team. - Provide technical training and mentorship to team", "matched_input": "advanced", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.b8af08fee21cf82a52", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d51edd7b2c9740aa97060e0d21a53c1c", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Microfabrication Engineer (R&D) Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Microfabrication Team, a division of the Brain Interfaces Hardware Department, designs, manufactures, and verifies the thin-film microelectrode array that records and relays neural signals to the body of the implant. The team operates at an in-house cleanroom facility in Fremont, with operations expanding to Austin in the near future. Job Description and Responsibilities: The Microfabrication Engineer at Neuralink will be responsible for the development of micro-fabricated medical devices including thin-film microelectrode arrays used in preclinical and clinical studies within Neuralink. This includes developing process modules to push design and fabrication limits; performing metrology to monitor, test, and characterize in-process progress; and providing detailed documentation of process steps, changes, and measurements. - Design and physically realize next-generation thin-film microelectrode arrays. - Develop and deploy advanced process integration schemes for thin-film fabrication within production environments. - Execute benchtop experiments to characterize the relationship between fabrication parameters, design, and product performance (e.g., impedance and longevity). - Utilize statistical analysis on experimental data to drive data-informed product improvement decisions. - Sponsor in vivo studies to validate the physiological performance of novel designs and processes. - Author comprehensive SOPs and technical documentation to standardize process activities across the team. - Provide technical training and mentorship to team", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.24a7dff51ef96e88f6", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d51edd7b2c9740aa97060e0d21a53c1c", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "Microfabrication Engineer (R&D)", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7689641003?gh_jid=7689641003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7689641003?gh_jid=7689641003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7689641003?gh_jid=7689641003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7689641003?gh_jid=7689641003", "source_values": [ "derived:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7689641003?gh_jid=7689641003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7689641003?gh_jid=7689641003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "519bbddf4ee975593021b9c824752216", "title": "Hardware/ Software Co-Design Engineer", "employer_name": "Neuralink", "employer_slug": "neuralink", "location_text": "Austin, Texas, United States; Fremont, California, United States", "country": "US", "employment_type": "temporary", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 151000, "salary_max": 261000, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 151000, "base_salary_max": 261000, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [ "cbinsights_unicorn", "sequoia", "foundersfund" ], "posted_at": "2026-02-20T00:50:25.000Z", "apply_url": "https://boards.greenhouse.io/neuralink/jobs/7637700003?gh_jid=7637700003", "apply_url_verified": false, "ats": "greenhouse", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Hardware/ Software Co-Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 47, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "base_salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "base_salary_min" }, "equity_type": { "field": "equity_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "equity_type" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "salary_period": { "field": "salary_period", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_period" }, "equity_offered": { "field": "equity_offered", "source": "llm:greenfield:inv_371_postfix", "db_column": "equity_offered" }, "employment_type": { "field": "employment_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "employment_type" }, "equity_included": { "field": "equity_included", "source": "derived:greenfield:inv_371_postfix", "db_column": "equity_included" }, "salary_currency": { "field": "salary_currency", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_currency" }, "salary_disclosed": { "field": "salary_disclosed", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_disclosed" }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "health_plan_types": { "field": "health_plan_types", "source": "llm:greenfield:inv_371_postfix", "db_column": "health_plan_types" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" }, "visible_salary_max": { "field": "visible_salary_max", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_max" }, "visible_salary_min": { "field": "visible_salary_min", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_min" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": "51-200", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "bachelors", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.de1c77ba51b91f4594", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "519bbddf4ee975593021b9c824752216", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description matched \"devices\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Hardware/ Software Co-Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:519bbddf4ee975593021b9c824752216:description:devices", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.eca25a33f82a7a8e2f", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "519bbddf4ee975593021b9c824752216", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Hardware/ Software Co-Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:519bbddf4ee975593021b9c824752216:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.02567f2ae2781bf563", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "519bbddf4ee975593021b9c824752216", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Hardware/ Software Co-Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.1dbe71d124f3e1a0ed", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "519bbddf4ee975593021b9c824752216", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Hardware/ Software Co-Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7637700003?gh_jid=7637700003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7637700003?gh_jid=7637700003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7637700003?gh_jid=7637700003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7637700003?gh_jid=7637700003", "source_values": [ "derived:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7637700003?gh_jid=7637700003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/7637700003?gh_jid=7637700003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "6f03b736acdf98904a249eab28f759d1", "title": "MEMS Layout Engineer P2", "employer_name": "Analog Devices", "employer_slug": "analog-devices", "location_text": "US, MA, Wilmington", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp", "profit_share" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-06-12T00:00:00.000Z", "apply_url": "https://analogdevices.wd1.myworkdayjobs.com/External/job/US-MA-Wilmington/MEMS-Layout-Engineer-P2_R263058", "apply_url_verified": false, "ats": "workday", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "MEMS Layout Engineer P2 US, MA, Wilmington posted: Posted Today", "parental_leave_weeks": 6, "non_birth_parent_leave_weeks": 6, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": "https://www.analog.com/media/en/company-csr/benefits-at-a-glance.pdf", "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 77, "benefit_verified": true, "benefit_last_verified": "2026-05-07", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/6281/000000628125000153/adi-20251101.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "rule", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/6281/000000628125000153/adi-20251101.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "parental_leave_weeks": { "field": "parental_leave_weeks", "source": "https://www.analog.com/media/en/company-csr/benefits-at-a-glance.pdf", "db_column": "parental_leave_weeks", "source_url": "https://www.analog.com/media/en/company-csr/benefits-at-a-glance.pdf" }, "non_birth_parent_leave_weeks": { "field": "non_birth_parent_leave_weeks", "source": "https://www.analog.com/media/en/company-csr/benefits-at-a-glance.pdf", "db_column": "non_birth_parent_leave_weeks", "source_url": "https://www.analog.com/media/en/company-csr/benefits-at-a-glance.pdf" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "data", "role_function_source": "rule", "company_stage": null, "company_stage_source": null, "employer_industry": "Technology", "employer_industry_source": "wikidata_sparql_industry", "employer_size": "5000+", "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.24fe28b4697b41e8b9", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "6f03b736acdf98904a249eab28f759d1", "signal_type": "query_match", "display_text": "Employer: \"devices\"", "tooltip": "Employer contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "employer_name", "source_value": "Analog Devices", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.ee4895bbc65209e6ba", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "6f03b736acdf98904a249eab28f759d1", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "data", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:6f03b736acdf98904a249eab28f759d1:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": "Employer benefits source", "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/6281/000000628125000153/adi-20251101.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/6281/000000628125000153/adi-20251101.htm" ], "checked_at": null }, "parental_leave_weeks": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://analogdevices.wd1.myworkdayjobs.com/External/job/US-MA-Wilmington/MEMS-Layout-Engineer-P2_R263058", "source_values": [ "https://www.analog.com/media/en/company-csr/benefits-at-a-glance.pdf" ], "checked_at": "2026-05-07" }, "non_birth_parent_leave_weeks": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://analogdevices.wd1.myworkdayjobs.com/External/job/US-MA-Wilmington/MEMS-Layout-Engineer-P2_R263058", "source_values": [ "https://www.analog.com/media/en/company-csr/benefits-at-a-glance.pdf" ], "checked_at": "2026-05-07" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-05-07" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://analogdevices.wd1.myworkdayjobs.com/External/job/US-MA-Wilmington/MEMS-Layout-Engineer-P2_R263058", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://analogdevices.wd1.myworkdayjobs.com/External/job/US-MA-Wilmington/MEMS-Layout-Engineer-P2_R263058", "source_values": [ "rule" ], "checked_at": null }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - Wikidata", "source_label": "Wikidata", "href": null, "source_values": [ "wikidata_sparql_industry" ], "checked_at": null } } }, { "id": "ceb6e616d8f7678f48c6bfd8eea768b0", "title": "Analog ASIC Architect", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Austin Metro Area, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 181100, "salary_max": 318400, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 181100, "base_salary_max": 318400, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-05-11T16:05:49.909Z", "apply_url": "https://jobs.apple.com/en-us/details/200661633/analog-asic-architect?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Analog ASIC Architect Austin Metro Area, United States of America Design, develop, and deliver the world's most advanced mixed-signal ASICs - silicon that powers Apple's most iconic products at a scale no other company can match. Apple's Touch Technology team is at the forefront of analog and mixed-signal ASIC innovation, building high-complexity, high-volume chips that enable the world's best multi-touch experience across iPhone, iPad, Mac, and more. If you want to architect silicon that ships in hundreds of millions of devices and sets the standard for the industry, this is your team. As an Analog ASIC Architect on the Touch Technology team, you will own the architecture of complex mixed-signal ASICs from concept through silicon, with the goal of enabling best-in-class touch sensing experiences across Apple's product line. You will translate high-level system requirements into rigorous, realizable designs - defining the analog front-end architecture, signal processing pipeline, and system-level performance targets that guide the full IC development process. This is a highly cross-functional role requiring both deep technical expertise and the ability to communicate and collaborate across circuit design, digital architecture, software, and product teams. You will be expected to drive architectural decisions with clarity and conviction, grounded in first principles and shaped by a thorough understanding of the constraints and trade-offs inherent in high-volume silicon development. Define and develop analog front-end (AFE) and mixed-signal ASIC architectures for high-performance, low-power touch sensing applications Author detailed micro-architecture specifications, performance analyses, and characterization plans that serve as the technical foundation for IC", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "tech_stack": { "field": "tech_stack", "source": "llm:greenfield:inv_371_postfix", "db_column": "tech_stack" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "staff_plus", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": null, "company_stage_source": null, "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "bachelors", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.70b41919cb0fc621cb", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "ceb6e616d8f7678f48c6bfd8eea768b0", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Analog ASIC Architect Austin Metro Area, United States of America Design, develop, and deliver the world's most advanced mixed-signal ASICs - silicon that powers Apple's most iconic products at a scale no other company can match. Apple's Touch Technology team is at the forefront of analog and mixed-signal ASIC innovation, building high-complexity, high-volume chips that enable the world's best multi-touch experience across iPhone, iPad, Mac, and more. If you want to architect silicon that ships in hundreds of millions of devices and sets the standard for the industry, this is your team. As an Analog ASIC Architect on the Touch Technology team, you will own the architecture of complex mixed-signal ASICs from concept through silicon, with the goal of enabling best-in-class touch sensing experiences across Apple's product line. You will translate high-level system requirements into rigorous, realizable designs - defining the analog front-end architecture, signal processing pipeline, and system-level performance targets that guide the full IC development process. This is a highly cross-functional role requiring both deep technical expertise and the ability to communicate and collaborate across circuit design, digital architecture, software, and product teams. You will be expected to drive architectural decisions with clarity and conviction, grounded in first principles and shaped by a thorough understanding of the constraints and trade-offs inherent in high-volume silicon development. Define and develop analog front-end (AFE) and mixed-signal ASIC architectures for high-performance, low-power touch sensing applications Author detailed micro-architecture specifications, performance analyses, and characterization plans that serve as the technical foundation for IC", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.d9845802c994980ae8", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "ceb6e616d8f7678f48c6bfd8eea768b0", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description contains \"advanced\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Analog ASIC Architect Austin Metro Area, United States of America Design, develop, and deliver the world's most advanced mixed-signal ASICs - silicon that powers Apple's most iconic products at a scale no other company can match. Apple's Touch Technology team is at the forefront of analog and mixed-signal ASIC innovation, building high-complexity, high-volume chips that enable the world's best multi-touch experience across iPhone, iPad, Mac, and more. If you want to architect silicon that ships in hundreds of millions of devices and sets the standard for the industry, this is your team. As an Analog ASIC Architect on the Touch Technology team, you will own the architecture of complex mixed-signal ASICs from concept through silicon, with the goal of enabling best-in-class touch sensing experiences across Apple's product line. You will translate high-level system requirements into rigorous, realizable designs - defining the analog front-end architecture, signal processing pipeline, and system-level performance targets that guide the full IC development process. This is a highly cross-functional role requiring both deep technical expertise and the ability to communicate and collaborate across circuit design, digital architecture, software, and product teams. You will be expected to drive architectural decisions with clarity and conviction, grounded in first principles and shaped by a thorough understanding of the constraints and trade-offs inherent in high-volume silicon development. Define and develop analog front-end (AFE) and mixed-signal ASIC architectures for high-performance, low-power touch sensing applications Author detailed micro-architecture specifications, performance analyses, and characterization plans that serve as the technical foundation for IC", "matched_input": "advanced", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.f67ab0d8d1e579a35e", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "ceb6e616d8f7678f48c6bfd8eea768b0", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Analog ASIC Architect Austin Metro Area, United States of America Design, develop, and deliver the world's most advanced mixed-signal ASICs - silicon that powers Apple's most iconic products at a scale no other company can match. Apple's Touch Technology team is at the forefront of analog and mixed-signal ASIC innovation, building high-complexity, high-volume chips that enable the world's best multi-touch experience across iPhone, iPad, Mac, and more. If you want to architect silicon that ships in hundreds of millions of devices and sets the standard for the industry, this is your team. As an Analog ASIC Architect on the Touch Technology team, you will own the architecture of complex mixed-signal ASICs from concept through silicon, with the goal of enabling best-in-class touch sensing experiences across Apple's product line. You will translate high-level system requirements into rigorous, realizable designs - defining the analog front-end architecture, signal processing pipeline, and system-level performance targets that guide the full IC development process. This is a highly cross-functional role requiring both deep technical expertise and the ability to communicate and collaborate across circuit design, digital architecture, software, and product teams. You will be expected to drive architectural decisions with clarity and conviction, grounded in first principles and shaped by a thorough understanding of the constraints and trade-offs inherent in high-volume silicon development. Define and develop analog front-end (AFE) and mixed-signal ASIC architectures for high-performance, low-power touch sensing applications Author detailed micro-architecture specifications, performance analyses, and characterization plans that serve as the technical foundation for IC", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.a4dd12b003d2e0c740", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "ceb6e616d8f7678f48c6bfd8eea768b0", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:ceb6e616d8f7678f48c6bfd8eea768b0:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661633/analog-asic-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661633/analog-asic-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661633/analog-asic-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661633/analog-asic-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661633/analog-asic-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "5249c64b3311ba7c9fd778f3abde322a", "title": "Digital IC Design Engineer", "employer_name": "Neuralink", "employer_slug": "neuralink", "location_text": "Austin, Texas, United States; Fremont, California, United States", "country": "US", "employment_type": "temporary", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 116000, "salary_max": 233800, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 116000, "base_salary_max": 233800, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [ "cbinsights_unicorn", "sequoia", "foundersfund" ], "posted_at": "2023-06-27T19:59:43.000Z", "apply_url": "https://boards.greenhouse.io/neuralink/jobs/5663491003?gh_jid=5663491003", "apply_url_verified": false, "ats": "greenhouse", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Digital IC Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 47, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "base_salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "base_salary_min" }, "tech_stack": { "field": "tech_stack", "source": "llm:greenfield:inv_371_postfix", "db_column": "tech_stack" }, "equity_type": { "field": "equity_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "equity_type" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "salary_period": { "field": "salary_period", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_period" }, "equity_offered": { "field": "equity_offered", "source": "llm:greenfield:inv_371_postfix", "db_column": "equity_offered" }, "employment_type": { "field": "employment_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "employment_type" }, "equity_included": { "field": "equity_included", "source": "derived:greenfield:inv_371_postfix", "db_column": "equity_included" }, "salary_currency": { "field": "salary_currency", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_currency" }, "salary_disclosed": { "field": "salary_disclosed", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_disclosed" }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "health_plan_types": { "field": "health_plan_types", "source": "llm:greenfield:inv_371_postfix", "db_column": "health_plan_types" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" }, "visible_salary_max": { "field": "visible_salary_max", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_max" }, "visible_salary_min": { "field": "visible_salary_min", "source": "derived:greenfield:inv_371_postfix", "db_column": "salary_min" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 5, "years_experience_max": 9, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": "51-200", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "bachelors", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.65f6900d8ad104f25c", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "5249c64b3311ba7c9fd778f3abde322a", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Digital IC Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:5249c64b3311ba7c9fd778f3abde322a:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.6f2a49c2e30d5651a8", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "5249c64b3311ba7c9fd778f3abde322a", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description matched \"devices\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Digital IC Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:5249c64b3311ba7c9fd778f3abde322a:description:devices", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.8004842e4dd22ffd33", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "5249c64b3311ba7c9fd778f3abde322a", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Digital IC Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.e86088a93f30aaa5da", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "5249c64b3311ba7c9fd778f3abde322a", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Digital IC Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/5663491003?gh_jid=5663491003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/5663491003?gh_jid=5663491003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/5663491003?gh_jid=5663491003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/5663491003?gh_jid=5663491003", "source_values": [ "derived:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/5663491003?gh_jid=5663491003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://boards.greenhouse.io/neuralink/jobs/5663491003?gh_jid=5663491003", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "d149544ea06ab41e0f5d611c0272a307", "title": "SerDes Micro Architect", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Cupertino, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 181100, "salary_max": 318400, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 181100, "base_salary_max": 318400, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2025-10-23T21:50:52.896Z", "apply_url": "https://jobs.apple.com/en-us/details/200627923/serdes-micro-architect?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "SerDes Micro Architect Cupertino, United States of America Analog Mixed-Signal (AMS) Team is seeking a self-motivated SERDES Micro Architect to drive the definition of our next generation IPs. The SERDES IPs will be used in Apple silicon offering breakthrough power and performance for iPhone, iPad, Mac, and Apple Watch. You will define the Micro Architecture of analog mixed-signal IPs with emphasis on SERDES design. You will review firmware code, analog and digital circuits and will verify that the design meets performance requirements. You will work with silicon evaluation and design verification teams to define expected behavior. You would lead the debug effort in system bring up and factory test. You will work with signal integrity engineers to determine system requirements. Minimum Qualifications: BS degree in technical discipline with minimum 10 years of relevant experience. Preferred Qualifications: Experience leading the definition of high-speed SERDES receiver, transmitter, and clocking blocks Deep understanding of adaptation and optimization algorithms Deep understanding of communications and information theory Proficiency in equalizers, timing recovery and system identification Proficiency in DSP concepts and applications Familiarity with mixed-signal modeling in Python/MATLAB/C/C++ Experience in system design and performance tradeoff Familiarity with simulation tools for analog, digital, and/ or mixed-signal circuits Familiarity with Machine Learning concepts Experience in firmware or embedded software development is a plus", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "tech_stack": { "field": "tech_stack", "source": "llm:greenfield:inv_371_postfix", "db_column": "tech_stack" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "staff_plus", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 10, "years_experience_max": 14, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": null, "company_stage_source": null, "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "bachelors", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.36c8729856b6745f0a", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d149544ea06ab41e0f5d611c0272a307", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "SerDes Micro Architect", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.09cec871b9777a56b0", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "d149544ea06ab41e0f5d611c0272a307", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:d149544ea06ab41e0f5d611c0272a307:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200627923/serdes-micro-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200627923/serdes-micro-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200627923/serdes-micro-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200627923/serdes-micro-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200627923/serdes-micro-architect?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "14c207c7fbcda3576a331f44a25034f5", "title": "Pre Venta de Ciberseguridad | Ingram Micro Chile", "employer_name": "Ingram Micro", "employer_slug": "ingram-micro", "location_text": "Santiago, Chile", "country": "CL", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 3, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-05-12T00:00:00.000Z", "apply_url": "https://ingrammicro.wd5.myworkdayjobs.com/ingrammicro/job/Santiago-Chile/Pre-Venta-de-Ciberseguridad---Ingram-Micro-Chile_R-114068", "apply_url_verified": false, "ats": "workday", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Pre Venta de Ciberseguridad | Ingram Micro Chile Santiago, Chile posted: Posted 30+ Days Ago", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "other", "role_function_source": "unknown", "company_stage": null, "company_stage_source": null, "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.89082f865440c42f79", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "14c207c7fbcda3576a331f44a25034f5", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Pre Venta de Ciberseguridad | Ingram Micro Chile Santiago, Chile posted: Posted 30+ Days Ago", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:14c207c7fbcda3576a331f44a25034f5:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.8cf5b09db8155f1f38", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "14c207c7fbcda3576a331f44a25034f5", "signal_type": "query_match", "display_text": "Employer: \"micro\"", "tooltip": "Employer matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "employer_name", "source_value": "Ingram Micro", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:14c207c7fbcda3576a331f44a25034f5:employer:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.6f35960ae68247553c", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "14c207c7fbcda3576a331f44a25034f5", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "title", "source_value": "Pre Venta de Ciberseguridad | Ingram Micro Chile", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:14c207c7fbcda3576a331f44a25034f5:title:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.fef34afc54a6f23d57", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "14c207c7fbcda3576a331f44a25034f5", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "Pre Venta de Ciberseguridad | Ingram Micro Chile", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/1897762/000162828026013588/ingm-20251227.htm" ], "checked_at": null }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://ingrammicro.wd5.myworkdayjobs.com/ingrammicro/job/Santiago-Chile/Pre-Venta-de-Ciberseguridad---Ingram-Micro-Chile_R-114068", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null } } }, { "id": "1c58251c20e8b71d7efdfbb123197fdc", "title": "Logic Design Engineer", "employer_name": "Cisco", "employer_slug": "cisco", "location_text": "2 Locations", "country": "unknown", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 3, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp", "profit_share" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-06-03T00:00:00.000Z", "apply_url": "https://cisco.wd5.myworkdayjobs.com/Cisco_Careers/job/Caesarea-Israel/Logic-Design-Engineer_2012211", "apply_url_verified": true, "ats": "workday", "url_last_checked_alive": "2026-08-03T05:42:19.741Z", "removed_at": null, "description_excerpt": "Logic Design Engineer 2 Locations Job Description Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco's silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what's possible. Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco's future routing portfolio and shaping the Internet for decades to come. Your Impact · Write and review micro-architecture specifications · Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements · Contribute to full chip integration, timing methodology, and analysis · Collaborate with verification engineers to resolve bugs and achieve coverage closure · Work with the physical design team to close timing and PnR issues · Support design methodology evolution and best practices · Perform debug, root-cause analysis, and post-silicon validation in the lab Minimum Qualifications · B.Sc./M.Sc. in Electrical Engineering from a top university · 6+ years of experience in a relevant field · RTL design experience · Familiarity with UVM and functional verification methodologies Preferred Qualifications · Experience with MATLAB simulations and bit-exact modeling environments · Familiarity with mixed-signal systems and environments · Knowledge and hands-on experience with Clock Domain Crossing (CDC) Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "years_min": { "field": "years_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "years_experience_min" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/858877/000085887725000111/csco-20250726.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/858877/000085887725000111/csco-20250726.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 6, "years_experience_max": 10, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 45, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.15e4a24be13393e865", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c58251c20e8b71d7efdfbb123197fdc", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description matched \"advanced\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Logic Design Engineer 2 Locations Job Description Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco's silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what's possible. Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco's future routing portfolio and shaping the Internet for decades to come. Your Impact · Write and review micro-architecture specifications · Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements · Contribute to full chip integration, timing methodology, and analysis · Collaborate with verification engineers to resolve bugs and achieve coverage closure · Work with the physical design team to close timing and PnR issues · Support design methodology evolution and best practices · Perform debug, root-cause analysis, and post-silicon validation in the lab Minimum Qualifications · B.Sc./M.Sc. in Electrical Engineering from a top university · 6+ years of experience in a relevant field · RTL design experience · Familiarity with UVM and functional verification methodologies Preferred Qualifications · Experience with MATLAB simulations and bit-exact modeling environments · Familiarity with mixed-signal systems and environments · Knowledge and hands-on experience with Clock Domain Crossing (CDC) Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years", "matched_input": "advanced", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:1c58251c20e8b71d7efdfbb123197fdc:description:advanced", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.1c585b41afd45c4a4c", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c58251c20e8b71d7efdfbb123197fdc", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description matched \"devices\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Logic Design Engineer 2 Locations Job Description Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco's silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what's possible. Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco's future routing portfolio and shaping the Internet for decades to come. Your Impact · Write and review micro-architecture specifications · Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements · Contribute to full chip integration, timing methodology, and analysis · Collaborate with verification engineers to resolve bugs and achieve coverage closure · Work with the physical design team to close timing and PnR issues · Support design methodology evolution and best practices · Perform debug, root-cause analysis, and post-silicon validation in the lab Minimum Qualifications · B.Sc./M.Sc. in Electrical Engineering from a top university · 6+ years of experience in a relevant field · RTL design experience · Familiarity with UVM and functional verification methodologies Preferred Qualifications · Experience with MATLAB simulations and bit-exact modeling environments · Familiarity with mixed-signal systems and environments · Knowledge and hands-on experience with Clock Domain Crossing (CDC) Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years", "matched_input": "devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:1c58251c20e8b71d7efdfbb123197fdc:description:devices", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.b434dc11db1fbcaab1", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c58251c20e8b71d7efdfbb123197fdc", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "Logic Design Engineer 2 Locations Job Description Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco's silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what's possible. Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco's future routing portfolio and shaping the Internet for decades to come. Your Impact · Write and review micro-architecture specifications · Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements · Contribute to full chip integration, timing methodology, and analysis · Collaborate with verification engineers to resolve bugs and achieve coverage closure · Work with the physical design team to close timing and PnR issues · Support design methodology evolution and best practices · Perform debug, root-cause analysis, and post-silicon validation in the lab Minimum Qualifications · B.Sc./M.Sc. in Electrical Engineering from a top university · 6+ years of experience in a relevant field · RTL design experience · Familiarity with UVM and functional verification methodologies Preferred Qualifications · Experience with MATLAB simulations and bit-exact modeling environments · Familiarity with mixed-signal systems and environments · Knowledge and hands-on experience with Clock Domain Crossing (CDC) Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:1c58251c20e8b71d7efdfbb123197fdc:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.066b6d93d1f0dffdcb", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c58251c20e8b71d7efdfbb123197fdc", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Logic Design Engineer 2 Locations Job Description Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco's silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what's possible. Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco's future routing portfolio and shaping the Internet for decades to come. Your Impact · Write and review micro-architecture specifications · Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements · Contribute to full chip integration, timing methodology, and analysis · Collaborate with verification engineers to resolve bugs and achieve coverage closure · Work with the physical design team to close timing and PnR issues · Support design methodology evolution and best practices · Perform debug, root-cause analysis, and post-silicon validation in the lab Minimum Qualifications · B.Sc./M.Sc. in Electrical Engineering from a top university · 6+ years of experience in a relevant field · RTL design experience · Familiarity with UVM and functional verification methodologies Preferred Qualifications · Experience with MATLAB simulations and bit-exact modeling environments · Familiarity with mixed-signal systems and environments · Knowledge and hands-on experience with Clock Domain Crossing (CDC) Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.4442707bbe41620c9f", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c58251c20e8b71d7efdfbb123197fdc", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description contains \"advanced\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Logic Design Engineer 2 Locations Job Description Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco's silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what's possible. Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco's future routing portfolio and shaping the Internet for decades to come. Your Impact · Write and review micro-architecture specifications · Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements · Contribute to full chip integration, timing methodology, and analysis · Collaborate with verification engineers to resolve bugs and achieve coverage closure · Work with the physical design team to close timing and PnR issues · Support design methodology evolution and best practices · Perform debug, root-cause analysis, and post-silicon validation in the lab Minimum Qualifications · B.Sc./M.Sc. in Electrical Engineering from a top university · 6+ years of experience in a relevant field · RTL design experience · Familiarity with UVM and functional verification methodologies Preferred Qualifications · Experience with MATLAB simulations and bit-exact modeling environments · Familiarity with mixed-signal systems and environments · Knowledge and hands-on experience with Clock Domain Crossing (CDC) Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years", "matched_input": "advanced", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.a7143a843d80f6d7d2", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c58251c20e8b71d7efdfbb123197fdc", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "Logic Design Engineer 2 Locations Job Description Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco's silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what's possible. Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco's future routing portfolio and shaping the Internet for decades to come. Your Impact · Write and review micro-architecture specifications · Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements · Contribute to full chip integration, timing methodology, and analysis · Collaborate with verification engineers to resolve bugs and achieve coverage closure · Work with the physical design team to close timing and PnR issues · Support design methodology evolution and best practices · Perform debug, root-cause analysis, and post-silicon validation in the lab Minimum Qualifications · B.Sc./M.Sc. in Electrical Engineering from a top university · 6+ years of experience in a relevant field · RTL design experience · Familiarity with UVM and functional verification methodologies Preferred Qualifications · Experience with MATLAB simulations and bit-exact modeling environments · Familiarity with mixed-signal systems and environments · Knowledge and hands-on experience with Clock Domain Crossing (CDC) Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.trust.apply.8a534ccec52fb7e77a", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "1c58251c20e8b71d7efdfbb123197fdc", "signal_type": "trust_signal", "display_text": "Apply link reachable when checked", "tooltip": "The apply URL was reachable during the last recorded crawl-time liveness check; this is not a live guarantee.", "source_binding": "row_trust_evidence", "source_field": "apply_url_verified", "source_value": true, "matched_input": true, "derivation_source": "verified_source_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "trust_source_exists", "counts_for_non_trivial_query": false, "truth_verified": true, "exact": true, "priority": 10, "mobile_priority": 11, "ui": { "icon": "ExternalLink", "tone": "verified", "href": null }, "evidence_source": { "source_url": "https://cisco.wd5.myworkdayjobs.com/Cisco_Careers/job/Caesarea-Israel/Logic-Design-Engineer_2012211", "source_label": "Apply link", "source_date": "2026-08-03T05:42:19.741Z" } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": "2026-08-03T05:42:19.741Z", "apply_url_verification_status": "reachable_when_last_checked", "apply_url_verification_label": "Reachable when checked at 2026-08-03T05:42:19.741Z", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/858877/000085887725000111/csco-20250726.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/858877/000085887725000111/csco-20250726.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://cisco.wd5.myworkdayjobs.com/Cisco_Careers/job/Caesarea-Israel/Logic-Design-Engineer_2012211", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://cisco.wd5.myworkdayjobs.com/Cisco_Careers/job/Caesarea-Israel/Logic-Design-Engineer_2012211", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://cisco.wd5.myworkdayjobs.com/Cisco_Careers/job/Caesarea-Israel/Logic-Design-Engineer_2012211", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "436e24effa6278396b2bc28373cbd018", "title": "Advanced DRAM Process Integration Engineer", "employer_name": "Micron Technology, Inc.", "employer_slug": "micron-technology", "location_text": "Boise, ID - Main Site", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-05-12T00:00:00.000Z", "apply_url": "https://micron.wd1.myworkdayjobs.com/External/job/Boise-ID---Main-Site/Advanced-DRAM-Process-Integration-Engineer_JR99337", "apply_url_verified": false, "ats": "workday", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Advanced DRAM Process Integration Engineer Boise, ID - Main Site posted: Posted 30+ Days Ago", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": true, "benefit_last_verified": "2026-06-07T00:00:00Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": null, "llm_extraction_run_id": null, "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "rule", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "data", "role_function_source": "rule", "company_stage": null, "company_stage_source": null, "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 35, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.employer_name.6fc1d5ebe91a18d3f0", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "436e24effa6278396b2bc28373cbd018", "signal_type": "query_match", "display_text": "Employer: \"micro\"", "tooltip": "Employer contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "employer_name", "source_value": "Micron Technology, Inc.", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.27a1e9666ac44163c5", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "436e24effa6278396b2bc28373cbd018", "signal_type": "query_match", "display_text": "Title: \"advanced\"", "tooltip": "Title contains \"advanced\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "Advanced DRAM Process Integration Engineer", "matched_input": "advanced", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.c7440cf06937dbf801", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "436e24effa6278396b2bc28373cbd018", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "data", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:436e24effa6278396b2bc28373cbd018:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm" ], "checked_at": null }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-07T00:00:00Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://micron.wd1.myworkdayjobs.com/External/job/Boise-ID---Main-Site/Advanced-DRAM-Process-Integration-Engineer_JR99337", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": null }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://micron.wd1.myworkdayjobs.com/External/job/Boise-ID---Main-Site/Advanced-DRAM-Process-Integration-Engineer_JR99337", "source_values": [ "rule" ], "checked_at": null }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": null } } }, { "id": "efd34ff4858fd33fce69fe337f486322", "title": "CPU Cache Microarchitect/RTL Engineer", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Beaverton, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 181100, "salary_max": 318400, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 181100, "base_salary_max": 318400, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-04-13T13:37:01.494Z", "apply_url": "https://jobs.apple.com/en-us/details/200657380/cpu-cache-microarchitect-rtl-engineer?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "CPU Cache Microarchitect/RTL Engineer Beaverton, United States of America Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products! Apple's Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the iPhone, iPad, Watch, Vision Pro, and Mac. We are looking for an experienced engineer who can drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems. As a CPU Cache Microarchitect/RTL Engineer, you will own or participate in the following: • Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals • Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification • Performance exploration and correlation - explore high-performance strategies and work with the performance verification team to verify that the RTL design meets targeted performance • Design", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "tech_stack": { "field": "tech_stack", "source": "llm:greenfield:inv_371_postfix", "db_column": "tech_stack" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": null, "company_stage_source": null, "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "none", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.title.86fedd9406ec8aa140", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "efd34ff4858fd33fce69fe337f486322", "signal_type": "query_match", "display_text": "Title: \"micro\"", "tooltip": "Title contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "title", "source_value": "CPU Cache Microarchitect/RTL Engineer", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.666a61856d5828c438", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "efd34ff4858fd33fce69fe337f486322", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "engineering", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:efd34ff4858fd33fce69fe337f486322:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657380/cpu-cache-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657380/cpu-cache-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657380/cpu-cache-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657380/cpu-cache-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200657380/cpu-cache-microarchitect-rtl-engineer?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "title": "ASIC Design Engineer", "employer_name": "AST SpaceMobile", "employer_slug": "ast-spacemobile", "location_text": "Edinburgh, Scotland, United Kingdom", "country": "GB", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 3, "salary_min": null, "salary_max": null, "salary_min_source": null, "salary_max_source": null, "salary_currency": "UNSPECIFIED", "salary_type": "unknown", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": null, "base_salary_min": null, "base_salary_max": null, "salary_disclosed": false, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": null, "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [], "k401_contribution_source_url": null, "k401_contribution_source_fields": [], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-04-15T11:38:58.000Z", "apply_url": "https://ast-science.com/company/careers/?gh_jid=4685161005", "apply_url_verified": false, "ats": "greenhouse", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "ASIC Design Engineer Edinburgh, Scotland, United Kingdom AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today's five billion mobile subscribers and finally bring broadband to the billions who remain unconnected. Position Overview We are seeking an ASIC Design Engineer to contribute to the design and implementation of complex silicon solutions used in AST's space‑based communications systems. The Silicon Team in Edinburgh is a small, highly focused group responsible for developing high‑value silicon that is core to AST's mission of “Connecting the unconnected” - delivering the world's first space‑based mobile broadband network. The team works collaboratively to define and build next‑generation silicon, exploring advanced silicon technologies to continuously improve performance, capability, and efficiency. This is a hands‑on environment where silicon decisions directly impact AST's ability to deliver a global communications network from space. In this role, you will focus on high‑quality RTL development, micro‑architecture definition, and close collaboration across engineering disciplines. You will work alongside architecture, verification, and system teams-both internal and external-to deliver robust, high‑performance ASIC and SoC designs from concept through tape‑out. Key Responsibilities: • Create high‑quality micro‑architecture specifications and RTL code. • Contribute to SoC integration and subsystem development. • Work with internal and external stakeholders, including architecture, verification, and software teams.", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 40, "benefit_verified": false, "benefit_last_verified": null, "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "tech_stack": { "field": "tech_stack", "source": "llm:greenfield:inv_371_postfix", "db_column": "tech_stack" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1780312/000178031226000006/asts-20251231.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "customer_type": { "field": "customer_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "customer_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/1780312/000178031226000006/asts-20251231.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" } }, "seniority": "mid", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 3, "years_experience_max": 7, "role_function": "engineering", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "growth-stage", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": null, "employer_industry_source": null, "employer_size": null, "quality_score": 45, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": false, "us_citizenship_required": false, "security_clearance": "none", "education_required": "doctorate", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.289501124b381b740b", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description matched \"advanced\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "ASIC Design Engineer Edinburgh, Scotland, United Kingdom AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today's five billion mobile subscribers and finally bring broadband to the billions who remain unconnected. Position Overview We are seeking an ASIC Design Engineer to contribute to the design and implementation of complex silicon solutions used in AST's space‑based communications systems. The Silicon Team in Edinburgh is a small, highly focused group responsible for developing high‑value silicon that is core to AST's mission of “Connecting the unconnected” - delivering the world's first space‑based mobile broadband network. The team works collaboratively to define and build next‑generation silicon, exploring advanced silicon technologies to continuously improve performance, capability, and efficiency. This is a hands‑on environment where silicon decisions directly impact AST's ability to deliver a global communications network from space. In this role, you will focus on high‑quality RTL development, micro‑architecture definition, and close collaboration across engineering disciplines. You will work alongside architecture, verification, and system teams-both internal and external-to deliver robust, high‑performance ASIC and SoC designs from concept through tape‑out. Key Responsibilities: • Create high‑quality micro‑architecture specifications and RTL code. • Contribute to SoC integration and subsystem development. • Work with internal and external stakeholders, including architecture, verification, and software teams.", "matched_input": "advanced", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:4175ab005afbc8c1c6ab1d0faaa7ada1:description:advanced", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.84db1550218e7eeffe", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description matched \"micro\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "ASIC Design Engineer Edinburgh, Scotland, United Kingdom AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today's five billion mobile subscribers and finally bring broadband to the billions who remain unconnected. Position Overview We are seeking an ASIC Design Engineer to contribute to the design and implementation of complex silicon solutions used in AST's space‑based communications systems. The Silicon Team in Edinburgh is a small, highly focused group responsible for developing high‑value silicon that is core to AST's mission of “Connecting the unconnected” - delivering the world's first space‑based mobile broadband network. The team works collaboratively to define and build next‑generation silicon, exploring advanced silicon technologies to continuously improve performance, capability, and efficiency. This is a hands‑on environment where silicon decisions directly impact AST's ability to deliver a global communications network from space. In this role, you will focus on high‑quality RTL development, micro‑architecture definition, and close collaboration across engineering disciplines. You will work alongside architecture, verification, and system teams-both internal and external-to deliver robust, high‑performance ASIC and SoC designs from concept through tape‑out. Key Responsibilities: • Create high‑quality micro‑architecture specifications and RTL code. • Contribute to SoC integration and subsystem development. • Work with internal and external stakeholders, including architecture, verification, and software teams.", "matched_input": "micro", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:4175ab005afbc8c1c6ab1d0faaa7ada1:description:micro", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.df541e222d91786f0c", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description matched \"devices\" from your search.", "source_binding": "bm25_field_evidence", "source_field": "description_excerpt", "source_value": "ASIC Design Engineer Edinburgh, Scotland, United Kingdom AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today's five billion mobile subscribers and finally bring broadband to the billions who remain unconnected. Position Overview We are seeking an ASIC Design Engineer to contribute to the design and implementation of complex silicon solutions used in AST's space‑based communications systems. The Silicon Team in Edinburgh is a small, highly focused group responsible for developing high‑value silicon that is core to AST's mission of “Connecting the unconnected” - delivering the world's first space‑based mobile broadband network. The team works collaboratively to define and build next‑generation silicon, exploring advanced silicon technologies to continuously improve performance, capability, and efficiency. This is a hands‑on environment where silicon decisions directly impact AST's ability to deliver a global communications network from space. In this role, you will focus on high‑quality RTL development, micro‑architecture definition, and close collaboration across engineering disciplines. You will work alongside architecture, verification, and system teams-both internal and external-to deliver robust, high‑performance ASIC and SoC designs from concept through tape‑out. Key Responsibilities: • Create high‑quality micro‑architecture specifications and RTL code. • Contribute to SoC integration and subsystem development. • Work with internal and external stakeholders, including architecture, verification, and software teams.", "matched_input": "devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:4175ab005afbc8c1c6ab1d0faaa7ada1:description:devices", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 90, "mobile_priority": 1, "ui": { "icon": "Search", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.3273e1fe7744778330", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "signal_type": "query_match", "display_text": "Description: \"advanced\"", "tooltip": "Description contains \"advanced\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "ASIC Design Engineer Edinburgh, Scotland, United Kingdom AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today's five billion mobile subscribers and finally bring broadband to the billions who remain unconnected. Position Overview We are seeking an ASIC Design Engineer to contribute to the design and implementation of complex silicon solutions used in AST's space‑based communications systems. The Silicon Team in Edinburgh is a small, highly focused group responsible for developing high‑value silicon that is core to AST's mission of “Connecting the unconnected” - delivering the world's first space‑based mobile broadband network. The team works collaboratively to define and build next‑generation silicon, exploring advanced silicon technologies to continuously improve performance, capability, and efficiency. This is a hands‑on environment where silicon decisions directly impact AST's ability to deliver a global communications network from space. In this role, you will focus on high‑quality RTL development, micro‑architecture definition, and close collaboration across engineering disciplines. You will work alongside architecture, verification, and system teams-both internal and external-to deliver robust, high‑performance ASIC and SoC designs from concept through tape‑out. Key Responsibilities: • Create high‑quality micro‑architecture specifications and RTL code. • Contribute to SoC integration and subsystem development. • Work with internal and external stakeholders, including architecture, verification, and software teams.", "matched_input": "advanced", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.4da642394dd867f32a", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "signal_type": "query_match", "display_text": "Description: \"micro\"", "tooltip": "Description contains \"micro\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "ASIC Design Engineer Edinburgh, Scotland, United Kingdom AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today's five billion mobile subscribers and finally bring broadband to the billions who remain unconnected. Position Overview We are seeking an ASIC Design Engineer to contribute to the design and implementation of complex silicon solutions used in AST's space‑based communications systems. The Silicon Team in Edinburgh is a small, highly focused group responsible for developing high‑value silicon that is core to AST's mission of “Connecting the unconnected” - delivering the world's first space‑based mobile broadband network. The team works collaboratively to define and build next‑generation silicon, exploring advanced silicon technologies to continuously improve performance, capability, and efficiency. This is a hands‑on environment where silicon decisions directly impact AST's ability to deliver a global communications network from space. In this role, you will focus on high‑quality RTL development, micro‑architecture definition, and close collaboration across engineering disciplines. You will work alongside architecture, verification, and system teams-both internal and external-to deliver robust, high‑performance ASIC and SoC designs from concept through tape‑out. Key Responsibilities: • Create high‑quality micro‑architecture specifications and RTL code. • Contribute to SoC integration and subsystem development. • Work with internal and external stakeholders, including architecture, verification, and software teams.", "matched_input": "micro", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } }, { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.query.description_excerpt.b599e6ecab91501105", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "signal_type": "query_match", "display_text": "Description: \"devices\"", "tooltip": "Description contains \"devices\" from your search.", "source_binding": "token_match", "source_field": "description_excerpt", "source_value": "ASIC Design Engineer Edinburgh, Scotland, United Kingdom AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today's five billion mobile subscribers and finally bring broadband to the billions who remain unconnected. Position Overview We are seeking an ASIC Design Engineer to contribute to the design and implementation of complex silicon solutions used in AST's space‑based communications systems. The Silicon Team in Edinburgh is a small, highly focused group responsible for developing high‑value silicon that is core to AST's mission of “Connecting the unconnected” - delivering the world's first space‑based mobile broadband network. The team works collaboratively to define and build next‑generation silicon, exploring advanced silicon technologies to continuously improve performance, capability, and efficiency. This is a hands‑on environment where silicon decisions directly impact AST's ability to deliver a global communications network from space. In this role, you will focus on high‑quality RTL development, micro‑architecture definition, and close collaboration across engineering disciplines. You will work alongside architecture, verification, and system teams-both internal and external-to deliver robust, high‑performance ASIC and SoC designs from concept through tape‑out. Key Responsibilities: • Create high‑quality micro‑architecture specifications and RTL code. • Contribute to SoC integration and subsystem development. • Work with internal and external stakeholders, including architecture, verification, and software teams.", "matched_input": "devices", "derivation_source": "row_field", "candidate_evidence_id": null, "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "row_field_contains", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": true, "priority": 80, "mobile_priority": 2, "ui": { "icon": "SearchCheck", "tone": "match", "href": null } } ], "parental_leave_source_label": null, "k401_match_source_label": null, "k401_contribution_source_label": null, "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/1780312/000178031226000006/asts-20251231.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/1780312/000178031226000006/asts-20251231.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://ast-science.com/company/careers/?gh_jid=4685161005", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://ast-science.com/company/careers/?gh_jid=4685161005", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://ast-science.com/company/careers/?gh_jid=4685161005", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" } } }, { "id": "59cde29d8a1bcb7b9e06a199cd08d666", "title": "Custom Silicon Management Analog Design Lead - Sensors", "employer_name": "Apple", "employer_slug": "apple", "location_text": "Austin, United States of America", "country": "US", "employment_type": "unknown", "remote_status": "unspecified", "remote_status_source": null, "remote_status_enriched_at": null, "days_in_office": null, "timezone_overlap_hours": 6, "salary_min": 172100, "salary_max": 305600, "salary_min_source": null, "salary_max_source": null, "salary_currency": "USD", "salary_type": "base", "salary_type_source": null, "salary_type_enriched_at": null, "salary_period": "year", "base_salary_min": 172100, "base_salary_max": 305600, "salary_disclosed": true, "equity_included": true, "equity_included_source": null, "equity_type": [ "rsu", "options", "espp" ], "k401_match": "yes", "match_401k_pct": null, "match_401k_pct_source": null, "k401_match_source_url": null, "k401_match_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "k401_contribution_source_url": null, "k401_contribution_source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "profit_sharing": false, "bonus_offered": false, "mental_health_support": null, "childcare_subsidy": null, "fertility_family_building_benefits": null, "adoption_assistance_offered": null, "surrogacy_assistance_offered": null, "student_loan_repayment_offered": null, "learning_budget_offered": null, "relocation_assistance": null, "top_startup_sources": [], "posted_at": "2026-05-07T19:49:11.786Z", "apply_url": "https://jobs.apple.com/en-us/details/200661024/custom-silicon-management-analog-design-lead-sensors?team=HRDWR", "apply_url_verified": false, "ats": "apple_custom", "url_last_checked_alive": null, "removed_at": null, "description_excerpt": "Custom Silicon Management Analog Design Lead - Sensors Austin, United States of America Are you a leader? Do you want to utilize your engineering background to make big things happen? Can you influence, connect, get results and communicate effectively? Can you deliver on a predictable and dynamic schedule? We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon and IP suppliers working on groundbreaking technologies. The Custom Silicon Management Group provides critical custom silicon for all mobile products including iPhone, iPad, iPod, and AppleTV. As an Analog Design Lead, you will work with multi-functional teams and external vendors to define, develop and productize the next generation of sensor solutions. Working with the Systems and Platform teams to establish silicon requirements - Touch, Optical, Motion and Health sensors Leading efforts to develop, integrate, characterize, and test silicon. Delivering first revision production worthy silicon per system requirements, on schedule. Driving continuous improvements in analog design methodology to achieve high quality first silicon. Working collaboratively with vendors to manage the development of new process technologies and next-generation architectures and circuit designs. Ensuring designs are properly verified, validated, and tested for long-term reliability. Managing schedules and supporting multi-functional engineering efforts. Minimum Qualifications: BS degree. Experience designing key analog blocks such as current mirrors, high resolution DAC, high resolution ADC, Phase Locked Loops, Delay Locked Loops, Oscillators, Trans-Impedance Amplifiers, or LDOs. Preferred Qualifications: MS degree and 10+years relevant industry experience. Experience taking projects from the concept", "parental_leave_weeks": null, "non_birth_parent_leave_weeks": null, "parental_leave_weeks_source": null, "non_birth_parent_leave_weeks_source": null, "parental_leave_source_url": null, "pto_days": null, "unlimited_pto": false, "sabbatical_eligible": false, "family_friendly_score": 44, "benefit_verified": true, "benefit_last_verified": "2026-06-13T01:18:42.546Z", "hire_states_allowed": [], "state_eligibility_source": null, "state_eligibility_enriched_at": null, "llm_quality_pass_at": null, "llm_signals_at": "2026-06-20T05:42:05.724Z", "llm_extraction_run_id": "postfix_final_004037", "llm_extraction_extracted_at": null, "llm_extraction_field_sources": { "seniority": { "field": "seniority", "source": "llm:greenfield:inv_371_postfix", "db_column": "seniority" }, "k401_match": { "source": "dol_form_5500", "source_url": null, "source_fields": [ "EMPLR_CONTRIB_INCOME_AMT" ], "source_label": "DOL Form 5500 filing" }, "salary_max": { "field": "salary_max", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_max" }, "salary_min": { "field": "salary_min", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_min" }, "equity_type": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "role_family": { "field": "role_family", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_family" }, "salary_type": { "field": "salary_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "salary_type" }, "company_stage": { "field": "company_stage", "source": "llm:greenfield:inv_371_postfix", "db_column": "company_stage" }, "customer_type": { "field": "customer_type", "source": "llm:greenfield:inv_371_postfix", "db_column": "customer_type" }, "role_function": { "field": "role_function", "source": "llm:greenfield:inv_371_postfix", "db_column": "role_function" }, "equity_included": { "source": "sec_10k", "source_url": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_fields": [ "equity_offered", "equity_type" ] }, "visa_sponsorship": { "field": "visa_sponsorship", "source": "llm:greenfield:inv_371_postfix", "db_column": "visa_sponsorship" }, "industry_vertical": { "field": "industry_vertical", "source": "llm:greenfield:inv_371_postfix", "db_column": "industry_vertical" }, "naics_sector_code": { "field": "naics_sector_code", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_code" }, "education_required": { "field": "education_required", "source": "llm:greenfield:inv_371_postfix", "db_column": "education_required" }, "naics_sector_title": { "field": "naics_sector_title", "source": "llm:greenfield:inv_371_postfix", "db_column": "naics_sector_title" } }, "seniority": "senior", "seniority_source": "llm:greenfield:inv_371_postfix", "years_experience_min": 5, "years_experience_max": 9, "role_function": "design", "role_function_source": "llm:greenfield:inv_371_postfix", "company_stage": "public-company", "company_stage_source": "llm:greenfield:inv_371_postfix", "employer_industry": "Technology", "employer_industry_source": "source_sector", "employer_size": "5000+", "quality_score": 55, "travel_pct": null, "requires_shift": null, "shift_type": "unknown", "shift_type_source": null, "weekend_work": "unknown", "weekend_work_source": null, "relocation_assistance_source": null, "contractor_w2": "unknown", "required_timezone": null, "fertility_family_building_benefits_source": null, "mental_health_support_source": null, "adoption_assistance_offered_source": null, "childcare_subsidy_source": null, "learning_budget_offered_source": null, "surrogacy_assistance_offered_source": null, "cover_letter_required": null, "cover_letter_required_source": null, "assessment_required": null, "assessment_required_source": null, "application_deadline": null, "application_deadline_source": null, "visa_sponsorship": true, "us_citizenship_required": false, "security_clearance": "none", "education_required": "bachelors", "roll_up_count": null, "roll_up_total_locations": null, "explanations": [ { "schema_version": "inv382.match_signal.v1", "signal_id": "sig.semantic.role_function.9560faeefe6b1c8ec8", "query_id": "gq_7a5a4a278ee94e3cf698", "job_id": "59cde29d8a1bcb7b9e06a199cd08d666", "signal_type": "query_match", "display_text": "Role: semantic match", "tooltip": "Role provided semantic evidence for your search intent.", "source_binding": "vector_semantic_evidence", "source_field": "role_function", "source_value": "design", "matched_input": "advanced micro devices", "derivation_source": "candidate_result.raw_match_evidence", "candidate_evidence_id": "ev:gq_7a5a4a278ee94e3cf698:59cde29d8a1bcb7b9e06a199cd08d666:vector", "rerank_evidence_id": null, "taxonomy_alias_id": null, "oracle_verification_method": "candidate_evidence_exists", "counts_for_non_trivial_query": true, "truth_verified": true, "exact": false, "priority": 74, "mobile_priority": 2, "ui": { "icon": "Sparkles", "tone": "match", "href": null } } ], "source_label": "DOL Form 5500 filing", "parental_leave_source_label": null, "k401_match_source_label": "DOL Form 5500 filing", "k401_contribution_source_label": "DOL Form 5500 filing", "apply_url_checked_at": null, "apply_url_verification_status": "not_reachable_or_not_checked", "apply_url_verification_label": "Not checked or not reachable at last crawl", "field_source_signals": { "salary_min": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661024/custom-silicon-management-analog-design-lead-sensors?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_max": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661024/custom-silicon-management-analog-design-lead-sensors?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "salary_type": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661024/custom-silicon-management-analog-design-lead-sensors?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "equity_included": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm", "source_values": [ "sec_10k", "https://www.sec.gov/Archives/edgar/data/320193/000032019325000079/aapl-20250927.htm" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "k401_match": { "tier": "government", "verified": true, "label": "Verified - DOL Form 5500", "source_label": "DOL Form 5500", "href": null, "source_values": [ "dol_form_5500", "EMPLR_CONTRIB_INCOME_AMT" ], "checked_at": "2026-06-13T01:18:42.546Z" }, "seniority": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661024/custom-silicon-management-analog-design-lead-sensors?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "role_function": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661024/custom-silicon-management-analog-design-lead-sensors?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "company_stage": { "tier": "posting", "verified": true, "label": "From the posting", "source_label": "the posting", "href": "https://jobs.apple.com/en-us/details/200661024/custom-silicon-management-analog-design-lead-sensors?team=HRDWR", "source_values": [ "llm:greenfield:inv_371_postfix" ], "checked_at": "2026-06-20T05:42:05.724Z" }, "employer_industry": { "tier": "government", "verified": true, "label": "Verified - SEC 10-K", "source_label": "SEC 10-K", "href": null, "source_values": [ "source_sector" ], "checked_at": "2026-06-20T05:42:05.724Z" } } } ], "total": 38, "page": 2, "per_page": 24, "applied_filters": { "q": "Advanced Micro Devices" }, "hidden_unknown_benefits_count": 0, "hidden_quality_floor_count": 0, "quality_floor": "default", "search_profile": { "profile_id": "inv382.d6.pg_textsearch_bge_small_rrf.v1", "bm25_extension": "pg_textsearch", "vector_model": "BAAI/bge-small-en-v1.5", "vector_model_version": "v1.5", "fusion_method": "rrf" }, "explanation_context": { "non_trivial_query": true, "query_terms": [ "advanced", "micro", "devices" ], "active_filter_keys": [], "visible_signal_limit": 3, "visible_trust_limit": 2 }, "event_context": { "query_context": { "query_id": "6ef25084-0ce0-4e2e-9a31-b49626d2c5b8", "issued_at": "2026-08-10T03:12:00.097Z", "route": "/jobs", "page": 2, "per_page": 24, "total_results": 38, "sort": "relevance", "ranking_policy": "hybrid_rrf_rerank", "ranking_policy_version": "inv382.jobs.search.v2", "query_hash": "hmac_sha256:clS_rMXkKor8BVRwHDoOCvdPueGjqy03OoqCkZ7-lHI", "filter_hash": "hmac_sha256:6CBErDPXOFVCSNkSGbTmuw6GxoMjwSLro0KqZMtxL_0", "query_features": { "has_q": true, "q_term_count": 3, "q_length_bucket": "16_40", "q_pii_redacted": false, "state_count": 0, "benefit_filters": [], "quality_floor": "default" }, "exposures": [ { "result_id": "1c0b226c3c4dbd02722d3111e02f2ae6", "position": 25, "page_position": 1, "retrieval_features": { "bm25_score": 0, "vector_score": 0.314334511756897, "rrf_score": 0.012658227848101266, "rerank_score": -8.056662559509277, "text_match_title": true, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 117, "quality_score": 55 } }, { "result_id": "57b51a8e28d8560327d1374870f4c1bd", "position": 26, "page_position": 2, "retrieval_features": { "bm25_score": 0, "vector_score": 0.3152756690979004, "rrf_score": 0.012345679012345678, "rerank_score": -8.340182304382324, "text_match_title": true, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 117, "quality_score": 55 } }, { "result_id": "851817bd9ef6e6113eca18a13358a0fa", "position": 27, "page_position": 3, "retrieval_features": { "bm25_score": 0, "vector_score": 0.31401775223069617, "rrf_score": 0.01282051282051282, "rerank_score": -8.703344345092773, "text_match_title": true, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 117, "quality_score": 55 } }, { "result_id": "114400d33c3ab062c80b8d6f2df3496a", "position": 28, "page_position": 4, "retrieval_features": { "bm25_score": -12.088128089904785, "vector_score": 0, "rrf_score": 0.012658227848101266, "rerank_score": -9.61030387878418, "text_match_title": false, "text_match_employer": false, "role_match": false, "benefit_verified": false, "salary_disclosed": true, "posted_age_days": 60, "quality_score": 55 } }, { "result_id": "82a20b8bc6601e21e6e9182adb7bbdf4", "position": 29, "page_position": 5, "retrieval_features": { "bm25_score": 0, "vector_score": 0.3153679182906187, "rrf_score": 0.012195121951219513, "rerank_score": -9.747415542602539, "text_match_title": true, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 58, "quality_score": 45 } }, { "result_id": "6c7ea56091d55fbfae4b30fca9172a8e", "position": 30, "page_position": 6, "retrieval_features": { "bm25_score": -11.302725672721863, "vector_score": 0, "rrf_score": 0.012195121951219513, "rerank_score": -11.521212577819824, "text_match_title": false, "text_match_employer": false, "role_match": false, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 135, "quality_score": 55 } }, { "result_id": "c0c959a8e78b0f8dad0e762141cc038d", "position": 31, "page_position": 7, "retrieval_features": { "bm25_score": -10.979823112487793, "vector_score": 0, "rrf_score": 0.012048192771084338, "text_match_title": false, "text_match_employer": true, "role_match": false, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 90, "quality_score": 35 } }, { "result_id": "3700d1de9046d1ea9faafbde346dabea", "position": 32, "page_position": 8, "retrieval_features": { "bm25_score": -10.951483726501465, "vector_score": 0, "rrf_score": 0.011904761904761904, "text_match_title": false, "text_match_employer": true, "role_match": false, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 70, "quality_score": 35 } }, { "result_id": "e10e6bbf97a7db71b9c1742e8305140e", "position": 33, "page_position": 9, "retrieval_features": { "bm25_score": 0, "vector_score": 0.320775369428854, "rrf_score": 0.011904761904761904, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 90, "quality_score": 35 } }, { "result_id": "df62377eb0faf120f57e19b2e1dba8a0", "position": 34, "page_position": 10, "retrieval_features": { "bm25_score": 0, "vector_score": 0.32107293605804443, "rrf_score": 0.011764705882352941, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 58, "quality_score": 35 } }, { "result_id": "8e13eb40744dd125bbba0bc795a666cb", "position": 35, "page_position": 11, "retrieval_features": { "bm25_score": -10.89523983001709, "vector_score": 0, "rrf_score": 0.011764705882352941, "text_match_title": true, "text_match_employer": false, "role_match": false, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 61, "quality_score": 35 } }, { "result_id": "8a163ab2044e66a9b462beb039df5edb", "position": 36, "page_position": 12, "retrieval_features": { "bm25_score": 0, "vector_score": 0.3218148350715637, "rrf_score": 0.011627906976744186, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 117, "quality_score": 55 } }, { "result_id": "d51edd7b2c9740aa97060e0d21a53c1c", "position": 37, "page_position": 13, "retrieval_features": { "bm25_score": -10.852824091911316, "vector_score": 0, "rrf_score": 0.011627906976744186, "text_match_title": true, "text_match_employer": false, "role_match": false, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 128, "quality_score": 55 } }, { "result_id": "519bbddf4ee975593021b9c824752216", "position": 38, "page_position": 14, "retrieval_features": { "bm25_score": -10.840319633483887, "vector_score": 0, "rrf_score": 0.011494252873563218, "text_match_title": false, "text_match_employer": false, "role_match": false, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 171, "quality_score": 55 } }, { "result_id": "6f03b736acdf98904a249eab28f759d1", "position": 39, "page_position": 15, "retrieval_features": { "bm25_score": 0, "vector_score": 0.32224027381895215, "rrf_score": 0.011494252873563218, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 59, "quality_score": 35 } }, { "result_id": "ceb6e616d8f7678f48c6bfd8eea768b0", "position": 40, "page_position": 16, "retrieval_features": { "bm25_score": 0, "vector_score": 0.3228532883103694, "rrf_score": 0.011363636363636364, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 90, "quality_score": 55 } }, { "result_id": "5249c64b3311ba7c9fd778f3abde322a", "position": 41, "page_position": 17, "retrieval_features": { "bm25_score": -10.840319633483887, "vector_score": 0, "rrf_score": 0.011363636363636364, "text_match_title": false, "text_match_employer": false, "role_match": false, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 1139, "quality_score": 55 } }, { "result_id": "d149544ea06ab41e0f5d611c0272a307", "position": 42, "page_position": 18, "retrieval_features": { "bm25_score": 0, "vector_score": 0.32286953926086426, "rrf_score": 0.011235955056179775, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 290, "quality_score": 55 } }, { "result_id": "14c207c7fbcda3576a331f44a25034f5", "position": 43, "page_position": 19, "retrieval_features": { "bm25_score": -10.839571952819824, "vector_score": 0, "rrf_score": 0.011235955056179775, "text_match_title": true, "text_match_employer": true, "role_match": false, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 90, "quality_score": 35 } }, { "result_id": "1c58251c20e8b71d7efdfbb123197fdc", "position": 44, "page_position": 20, "retrieval_features": { "bm25_score": -10.78539264202118, "vector_score": 0, "rrf_score": 0.011111111111111112, "text_match_title": false, "text_match_employer": false, "role_match": false, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 68, "quality_score": 45 } }, { "result_id": "436e24effa6278396b2bc28373cbd018", "position": 45, "page_position": 21, "retrieval_features": { "bm25_score": 0, "vector_score": 0.32344818115234375, "rrf_score": 0.011111111111111112, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": false, "posted_age_days": 90, "quality_score": 35 } }, { "result_id": "efd34ff4858fd33fce69fe337f486322", "position": 46, "page_position": 22, "retrieval_features": { "bm25_score": 0, "vector_score": 0.32383155822753906, "rrf_score": 0.01098901098901099, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 118, "quality_score": 55 } }, { "result_id": "4175ab005afbc8c1c6ab1d0faaa7ada1", "position": 47, "page_position": 23, "retrieval_features": { "bm25_score": -10.78539264202118, "vector_score": 0, "rrf_score": 0.01098901098901099, "text_match_title": false, "text_match_employer": false, "role_match": false, "benefit_verified": false, "salary_disclosed": false, "posted_age_days": 116, "quality_score": 45 } }, { "result_id": "59cde29d8a1bcb7b9e06a199cd08d666", "position": 48, "page_position": 24, "retrieval_features": { "bm25_score": 0, "vector_score": 0.3243618816897962, "rrf_score": 0.010869565217391304, "text_match_title": false, "text_match_employer": false, "role_match": true, "benefit_verified": true, "salary_disclosed": true, "posted_age_days": 94, "quality_score": 55 } } ] }, "context_signature": "RWE9C48VX1WvSQLGHaZ04TBy1369e_2363Lza17dLiI", "event_token": "RWE9C48VX1WvSQLGHaZ04TBy1369e_2363Lza17dLiI" } }